Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7741FQDWRQ1

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7741FQDWRQ1 from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Primary side power supply; operating voltage 2.25V to 5.5V, absolute maximum 6V; connect 0.1µF bypass capacitor within 2mm of GND1 pin.
2 GND1 power_in Primary side ground reference for VCC1; connect to input-side ground plane.
3 INA input Channel A digital input; accepts CMOS/LVCMOS logic 0V to VCCI with threshold 0.3×VCCI (low) to 0.7×VCCI (high).
4 INB input Channel B digital input; accepts CMOS/LVCMOS logic 0V to VCCI with threshold 0.3×VCCI (low) to 0.7×VCCI (high).
5 INC input Channel C digital input; accepts CMOS/LVCMOS logic 0V to VCCI with threshold 0.3×VCCI (low) to 0.7×VCCI (high).
6 OUTD output Channel D digital output; drives 0V to VCCO with typical propagation delay 10.7ns at 5V, high-impedance when EN is low.
7 EN1 input Output enable 1; when high or open-circuit, enables output drivers; when low, drives all outputs to high-impedance state.
8 GND1 power_in Primary side ground reference for VCC1; connect to input-side ground plane.
9 GND2 power_in Secondary side ground reference for VCC2; connect to output-side ground plane.
10 EN2 input Output enable 2; when high or open-circuit, enables output drivers; when low, drives all outputs to high-impedance state.
11 IND input Channel D digital input; accepts CMOS/LVCMOS logic 0V to VCCI with threshold 0.3×VCCI (low) to 0.7×VCCI (high).
12 OUTC output Channel C digital output; drives 0V to VCCO with typical propagation delay 10.7ns at 5V, high-impedance when EN is low.
13 OUTB output Channel B digital output; drives 0V to VCCO with typical propagation delay 10.7ns at 5V, high-impedance when EN is low.
14 OUTA output Channel A digital output; drives 0V to VCCO with typical propagation delay 10.7ns at 5V, high-impedance when EN is low.
15 GND2 power_in Secondary side ground reference for VCC2; connect to output-side ground plane.
16 VCC2 power_in Secondary side power supply; operating voltage 2.25V to 5.5V, absolute maximum 6V; connect 0.1µF bypass capacitor within 2mm of GND2 pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7741FQDWRQ1
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: iso7741fqdwrq1-etched.step / iso7741fqdwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7741fqdwrq1.step / iso7741fqdwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 3fc23e4a8eb8bc39, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF