Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7731DWR

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7731DWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Supply voltage input for side 1, rated 2.25V to 5.5V; requires 0.1µF bypass capacitor to GND1.
2 GND1 power_in Ground reference for VCC1 and input-side logic; keep within 2mm of VCC1 bypass capacitor.
3 INA input Logic input channel A, accepts 0V to VCCI with threshold at 0.3×VCCI to 0.7×VCCI; internally pulled.
4 INB input Logic input channel B, accepts 0V to VCCI with threshold at 0.3×VCCI to 0.7×VCCI; internally pulled.
5 OUTC output Logic output channel C (inverted relative to INC); can source/sink ±15mA at 0V to VCCO with VOH min 0.4V below VCCO.
6 NC unconnected Not connected internally; leave open or tie to ground on PCB design.
7 EN1 input Output enable for side 1; high or open enables OUTA output, low drives to high-impedance state.
8 GND1 power_in Ground reference for VCC1 and input-side logic; keep within 2mm of VCC1 bypass capacitor.
9 GND2 power_in Ground reference for VCC2 and output-side logic; keep within 2mm of VCC2 bypass capacitor.
10 EN2 input Output enable for side 2; high or open enables OUTB and OUTC outputs, low drives to high-impedance state.
11 NC unconnected Not connected internally; leave open or tie to ground on PCB design.
12 INC input Logic input channel C, accepts 0V to VCCI with threshold at 0.3×VCCI to 0.7×VCCI; internally pulled.
13 OUTB output Logic output channel B (non-inverted relative to INB); can source/sink ±15mA at 0V to VCCO with VOH min 0.4V below VCCO.
14 OUTA output Logic output channel A (non-inverted relative to INA); can source/sink ±15mA at 0V to VCCO with VOH min 0.4V below VCCO.
15 GND2 power_in Ground reference for VCC2 and output-side logic; keep within 2mm of VCC2 bypass capacitor.
16 VCC2 power_in Supply voltage input for side 2, rated 2.25V to 5.5V; requires 0.1µF bypass capacitor to GND2.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7731DWR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: iso7731dwr-etched.step / iso7731dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7731dwr.step / iso7731dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (49 pp, sha256 6d47a7b1277198b2, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF