component
ISO7721FQDWVRQ1
Public Made by Adomby adom
Texas Instruments Digital Isolators, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownISO7721FQDWVRQ1
Texas Instruments · Digital Isolators · SOIC-8
ISO7721FQDWVRQ1 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC1 | power_in | Input-side supply voltage, specified from 2.25 V to 5.5 V and settable independently of VCC2. |
| 2 | OUTA | output | Channel A output on the ISO7721-Q1 DWV package, which is the reverse-direction channel and drives the output-side logic. |
| 3 | INB | input | Channel B logic input on the input side; if the input is open, the output takes the default state (high for devices without the F suffix). |
| 4 | GND1 | power_in | Ground connection for the input-side circuitry and VCC1. |
| 5 | GND2 | power_in | Ground connection for the output-side circuitry and VCC2. |
| 6 | OUTB | output | Channel B output on the output side, which follows INB across the isolation barrier. |
| 7 | INA | input | Channel A logic input on the input side; if the input is open, the output takes the default state (high for devices without the F suffix). |
| 8 | VCC2 | power_in | Output-side supply voltage, specified from 2.25 V to 5.5 V and settable independently of VCC1. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Signal Isolation Devices |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-level input current | IIH | 10 | µA | At INx, VIH = VCCI; 5V table | 13 | ||
| Low-level input current | IIL | -10 | µA | At INx, VIL = 0V; 5V table | 13 | ||
| Low-level output voltage | VOL | 0.2 | 0.4 | V | IOL = 4mA; see figure 7-1; VCC1=VCC2=5V ±10% | 13 | |
| Common-mode transient immunity | CMTI | 85 | 100 | kV/μs | VI = VCCI or 0V, VCM = 1200V; see figure 7-3; 5V | 13 | |
| Input capacitance | CI | 2 | pF | VI = VCC/2 + 0.4×sin(2πft), f = 1MHz, VCC = 5V | 13 | ||
| Supply current DC signal, F suffix (ISO7721) | ICC1、ICC2 | 2.2 | 3.4 | mA | VI = 0V (ISO7721-Q1); VI = VCCI (suffix F); 5V | 13 | |
| Supply current AC signal 1Mbps (ISO7721) | ICC1、ICC2 | 1.7 | 2.9 | mA | All channels switched by square-wave clock; CL = 15pF; 1Mbps; 5V | 13 | |
| Supply current AC signal 10Mbps (ISO7721) | ICC1、ICC2 | 2.2 | 3.5 | mA | All channels switched by square-wave clock; CL = 15pF; 10Mbps; 5V | 13 | |
| Supply current AC signal 100Mbps (ISO7721) | ICC1、ICC2 | 7.3 | 9.9 | mA | All channels switched by square-wave clock; CL = 15pF; 100Mbps; 5V | 13 | |
| High-level input current | IIH | 10 | µA | At INx, VIH = VCCI; 3.3V table | 14 | ||
| Low-level input current | IIL | -10 | µA | At INx, VIL = 0V; 3.3V table | 14 | ||
| Low-level output voltage | VOL | 0.1 | 0.3 | V | IOL = 2mA; see figure 7-1; VCC1=VCC2=3.3V ±10% | 14 | |
| Common-mode transient immunity | CMTI | 85 | 100 | kV/μs | VI = VCCI or 0V, VCM = 1200V; see figure 7-3; 3.3V | 14 | |
| Supply current DC signal, F suffix (ISO7721) | ICC1、ICC2 | 2.2 | 3.4 | mA | VI = 0V (ISO7721-Q1); VI = VCCI (suffix F); 3.3V | 14 | |
| Supply current AC signal 1Mbps (ISO7721) | ICC1、ICC2 | 1.6 | 2.8 | mA | All channels switched by square-wave clock; CL = 15pF; 1Mbps; 3.3V | 14 | |
| Supply current AC signal 10Mbps (ISO7721) | ICC1、ICC2 | 2 | 3.2 | mA | All channels switched by square-wave clock; CL = 15pF; 10Mbps; 3.3V | 14 | |
| Supply current AC signal 100Mbps (ISO7721) | ICC1、ICC2 | 5.6 | 7.8 | mA | All channels switched by square-wave clock; CL = 15pF; 100Mbps; 3.3V | 14 | |
| High-level input current | IIH | 10 | µA | At INx, VIH = VCCI; 2.5V table | 15 | ||
| Low-level input current | IIL | -10 | µA | At INx, VIL = 0V; 2.5V table | 15 | ||
| Low-level output voltage | VOL | 0.05 | 0.2 | V | IOL = 1mA; see figure 7-1; VCC1=VCC2=2.5V ±10% | 15 | |
| Common-mode transient immunity | CMTI | 85 | 100 | kV/μs | VI = VCCI or 0V, VCM = 1200V; see figure 7-3; 2.5V | 15 | |
| Supply current DC signal, F suffix (ISO7721) | ICC1、ICC2 | 2.2 | 3.3 | mA | VI = 0V (ISO7721-Q1); VI = VCCI (suffix F); 2.5V | 15 | |
| Supply current AC signal 1Mbps (ISO7721) | ICC1、ICC2 | 1.6 | 2.7 | mA | All channels switched by square-wave clock; CL = 15pF; 1Mbps; 2.5V | 15 | |
| Supply current AC signal 10Mbps (ISO7721) | ICC1、ICC2 | 1.9 | 3.1 | mA | All channels switched by square-wave clock; CL = 15pF; 10Mbps; 2.5V | 15 | |
| Supply current AC signal 100Mbps (ISO7721) | ICC1、ICC2 | 4.6 | 6.5 | mA | All channels switched by square-wave clock; CL = 15pF; 100Mbps; 2.5V | 15 | |
| Propagation delay time | tPLH、tPHL | 6 | 11 | 17 | ns | See figure 7-1; 5V | 16 |
| Pulse width distortion | PWD | 0.5 | 5.9 | ns | /tPHL, tPLH/; 5V | 16 | |
| Channel-to-channel output skew, same-direction channels | tsk(o) | 4 | ns | Same-direction channels; 5V | 16 | ||
| Device-to-device skew | tsk(pp) | 4.5 | ns | 5V | 16 | ||
| Output signal rise time | tr | 2.4 | 3.9 | ns | See figure 7-1; 5V | 16 | |
| Output signal fall time | tf | 2.4 | 3.9 | ns | See figure 7-1; 5V | 16 | |
| Default output delay time on input power loss | tDO | 0.1 | 0.3 | μs | Measured from VCC below 1.7V; see figure 7-2 | 16 | |
| Time interval error | tie | 1 | ns | 100Mbps PRBS data 2^16, 1 | 16 | ||
| Propagation delay time | tPLH、tPHL | 6 | 11 | 18.5 | ns | See figure 7-1; 3.3V | 16 |
| Channel-to-channel output skew, same-direction channels | tsk(o) | 4.4 | ns | Same-direction channels; 3.3V | 16 | ||
| Device-to-device skew | tsk(pp) | 5 | ns | 3.3V | 16 | ||
| Output signal rise time | tr | 0.7 | 3 | ns | See figure 7-1; 3.3V | 16 | |
| Output signal fall time | tf | 0.7 | 3 | ns | See figure 7-1; 3.3V | 16 |
CAD (KiCad official)
- Symbol:
ISO7721FQDWVRQ1 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
iso7721fqdwvrq1-etched.step/iso7721fqdwvrq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);iso7721fqdwvrq1.step/iso7721fqdwvrq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (52 pp, sha256
fbb553de6ff2b6fe, retrieved 2026-10-29, tier: manufacturer) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).