Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ISO7721DWR

Texas Instruments · Digital Isolators · SOIC-16-300mil

ISO7721DWR from Texas Instruments, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND1 power_in Ground connection for VCC1 input stage; primary current return path and reference potential for input-side circuitry.
2 NC unconnected No internal connection; leave unconnected or tie to ground.
3 VCC1 power_in Power supply for input stage; 2.25V to 5.5V with 0.1µF decoupling capacitor required per design guidelines.
4 OUTA output Output channel A (non-inverted); VCCO − 0.4V (typ) high at 5V, 0.2-0.4V (max) low; drives 4mA at 5V with 100Mbps max data rate and 11ns propagation delay.
5 INB input Input channel B (inverted); accepts 0 to VCCI logic with 0.7×VCCI rising and 0.3×VCCI falling thresholds; 100kV/µs CMTI rated.
6 NC unconnected No internal connection; leave unconnected or tie to ground.
7 GND1 power_in Ground connection for VCC1 input stage; primary current return path and reference potential for input-side circuitry.
8 NC unconnected No internal connection; leave unconnected or tie to ground.
9 GND2 power_in Ground connection for VCC2 output stage; primary current return path and reference potential for output-side circuitry.
10 NC unconnected No internal connection; leave unconnected or tie to ground.
11 NC unconnected No internal connection; leave unconnected or tie to ground.
12 OUTB output Output channel B (inverted); VCCO − 0.4V (typ) high at 5V, 0.2-0.4V (max) low; drives 4mA at 5V with 100Mbps max data rate and 11ns propagation delay.
13 INA input Input channel A (non-inverted); accepts 0 to VCCI logic with 0.7×VCCI rising and 0.3×VCCI falling thresholds; 100kV/µs CMTI rated.
14 VCC2 power_in Power supply for output stage; 2.25V to 5.5V with 0.1µF decoupling capacitor required per design guidelines.
15 NC unconnected No internal connection; leave unconnected or tie to ground.
16 GND2 power_in Ground connection for VCC2 output stage; primary current return path and reference potential for output-side circuitry.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-16-300mil
Category Signal Isolation Devices
Pins 16

CAD (KiCad official)

  • Symbol: ISO7721DWR
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: iso7721dwr-etched.step / iso7721dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso7721dwr.step / iso7721dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 7158bdf150cc2c73, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF