main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers iso722dr: viewers · Ray 3d ago
iso722dr-etched.glb iso722dr: factory component page (tier=mfr) · Ray 3d ago
iso722dr-etched.step iso722dr: factory component page (tier=mfr) · Ray 3d ago
iso722dr-hero.glb Publish 0.1.0 · Ray 3d ago
iso722dr-hero.overlay.json Publish 0.1.0 · Ray 3d ago
iso722dr.glb Publish 0.1.0 · Ray 3d ago
iso722dr.kicad_mod Publish 0.1.0 · Ray 3d ago
iso722dr.kicad_sym Publish 0.1.0 · Ray 3d ago
iso722dr.lbr Publish 0.1.0 · Ray 3d ago
iso722dr.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Initial commit: component/iso722dr · Ray 3d ago

ISO722DR

Texas Instruments · Digital Isolators · SOIC-8

ISO722DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC1 power_in Power supply VCC1, operating range 3V to 5.5V; redundant connection available on pin 3.
2 IN input TTL logic input (VIH 2V to 5.5V, VIL 0V to 0.8V); 5V tolerant when supplied from 3.3V.
3 VCC1 power_in Redundant VCC1 power supply connection; optional, can be left open if pin 1 is connected.
4 GND1 power_in Ground return for VCC1 side of isolation barrier.
5 GND2 power_in Ground return for VCC2 side of isolation barrier.
6 OUT output Logic output with 4mA CMOS stage and 12ns typical propagation delay; subject to EN gating.
7 EN input Active-low output enable; drives OUT to high-impedance when EN is high; enabled when EN is low or left open.
8 VCC2 power_in Power supply VCC2, operating range 3V to 5.5V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Signal Isolation Devices
Pins 8

CAD (KiCad official)

  • Symbol: ISO722DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: iso722dr-etched.step / iso722dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); iso722dr.step / iso722dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 6854dc84474e1003, retrieved 2026-10-03, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF