ISO3086DWR

{
  "schema_version": 1,
  "type": "component",
  "slug": "iso3086dwr",
  "title": "ISO3086DWR",
  "brief": "Texas Instruments RS-485 / RS-422 ICs, SOIC-16-300mil. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.2.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "interface",
    "iso3086dwr"
  ],
  "component": {
    "mpn": "ISO3086DWR",
    "manufacturer": "Texas Instruments",
    "package": "SOIC-16-300mil",
    "pin_count": 16,
    "category": "Interface",
    "subcategory": "RS-485 / RS-422 ICs",
    "datasheet": "https://www.ti.com/lit/ds/symlink/iso3086dwr.pdf",
    "parts": {
      "symbol": "iso3086dwr.kicad_sym",
      "footprint": "iso3086dwr.kicad_mod",
      "model_3d": "iso3086dwr-etched.glb",
      "model_3d_plain": "iso3086dwr.glb",
      "model_3d_step": "iso3086dwr-etched.step",
      "model_3d_step_plain": "iso3086dwr.step",
      "lbr": "iso3086dwr.lbr"
    },
    "distributor_links": {
      "digikey": "296-41273-2-ND",
      "lcsc": "C183095"
    },
    "pins": [
      {
        "number": "1",
        "name": "VCC1",
        "type": "power_in",
        "description": "Logic-side supply. 3.15-3.6 V for 3.3-V operation or 4.5-5.5 V for 5-V operation. Decouple with local bypass capacitors to GND1."
      },
      {
        "number": "2",
        "name": "GND1",
        "type": "power_in",
        "description": "Logic-side ground return for VCC1. Pins 2, 7, and 8 are internally tied and must all be connected to the logic-side ground plane."
      },
      {
        "number": "3",
        "name": "R",
        "type": "output",
        "description": "Receiver output (logic side). CMOS output driven by the isolated receiver comparator sensing bus pins A/B. Output current ±8 mA."
      },
      {
        "number": "4",
        "name": "RE",
        "type": "input",
        "description": "Active-low receiver enable. Drive low (or leave open) to enable the receiver output R; drive high to place R in high-impedance. VIH ≥ 2 V, VIL ≤ 0.8 V."
      },
      {
        "number": "5",
        "name": "DE",
        "type": "input",
        "description": "Driver enable. Drive high to enable the differential driver outputs Y/Z; drive low or leave open to place them in high-impedance. VIH ≥ 2 V, VIL ≤ 0.8 V."
      },
      {
        "number": "6",
        "name": "D",
        "type": "input",
        "description": "Driver data input (logic side). CMOS-level input; state at D controls the differential state driven onto Y/Z when DE is asserted."
      },
      {
        "number": "7",
        "name": "GND1",
        "type": "power_in",
        "description": "Logic-side ground return for VCC1. Internally common with pins 2 and 8."
      },
      {
        "number": "8",
        "name": "GND1",
        "type": "power_in",
        "description": "Logic-side ground return for VCC1. Internally common with pins 2 and 7."
      },
      {
        "number": "9",
        "name": "GND2",
        "type": "power_in",
        "description": "Bus-side ground return for VCC2. Internally common with pins 10 and 15; isolated from GND1 by the 2500-Vrms isolation barrier."
      },
      {
        "number": "10",
        "name": "GND2",
        "type": "power_in",
        "description": "Bus-side ground return for VCC2. Internally common with pins 9 and 15."
      },
      {
        "number": "11",
        "name": "Y",
        "type": "output",
        "description": "Driver noninverting output on the bus side (RS-485 full-duplex TX+). Drives differential pair Y/Z with up to ±60 mA and withstands −7 V to +12 V common-mode."
      },
      {
        "number": "12",
        "name": "Z",
        "type": "output",
        "description": "Driver inverting output on the bus side (RS-485 full-duplex TX−). Complementary to Y; three-stated when DE is low."
      },
      {
        "number": "13",
        "name": "B",
        "type": "input",
        "description": "Receiver inverting input on the bus side (RS-485 full-duplex RX−). Differential input range VID −12 V to +12 V, common-mode range −7 V to +12 V."
      },
      {
        "number": "14",
        "name": "A",
        "type": "input",
        "description": "Receiver noninverting input on the bus side (RS-485 full-duplex RX+). Paired with B; fail-safe biased for bus open/short/idle."
      },
      {
        "number": "15",
        "name": "GND2",
        "type": "power_in",
        "description": "Bus-side ground return for VCC2. Internally common with pins 9 and 10."
      },
      {
        "number": "16",
        "name": "VCC2",
        "type": "power_in",
        "description": "Bus-side supply. 4.5-5.5 V for 5-V operation. Decouple with local bypass capacitors to GND2."
      }
    ],
    "provenance": {
      "extractor": "ds2sf",
      "datasheet": {
        "url": "https://www.ti.com/lit/ds/symlink/iso3086dwr.pdf",
        "pages": 33,
        "sha256": "f568a60935325c4d",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 16,
        "described": 16,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "pin1": {
      "pad": "1",
      "at": [
        -2.475,
        -4.445
      ],
      "corner": "top-left",
      "source": "silk-marker",
      "derived_from": "SOIC-16_3.9x9.9mm_P1.27mm@sha256:f9b5075740f7816c",
      "mark": "drawn"
    },
    "models_3d": [
      {
        "file": "iso3086dwr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6,
          9.9,
          1.75
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "iso3086dwr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6,
          9.9,
          1.75
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "a95473416c192372580a7f010d560e172e2d4b277e4eb8d49630873e44a67986",
        "checked": "2026-10-07",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Texas Instruments",
      "Package": "SOIC-16-300mil",
      "Category": "Interface",
      "Pins": "16"
    }
  },
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "iso3086dwr"
  ],
  "discovery_pitch": "ISO3086DWR (Texas Instruments) component page with datasheet-verified CAD.",
  "author": {
    "name": "Ray"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "iso3086dwr.kicad_sym",
    "iso3086dwr.kicad_mod",
    "iso3086dwr.glb",
    "iso3086dwr.step",
    "iso3086dwr-etched.step",
    "iso3086dwr.lbr",
    "docs/hero.png",
    "docs/iso3086dwr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html"
  ],
  "visibility": {
    "public": true
  },
  "variants": [
    {
      "mpn": "ISO3086DWR",
      "kind": "packaging"
    }
  ],
  "updated_at": "2026-09-24T23:03:15.050Z"
}