component
ISL83072EIBZA-T
Public Made by Adomby adom
RENESAS RS-485 / RS-422 ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8d ago |
| viewers | 8d ago |
| isl83072eibza-t-etched.glb | 8d ago |
| isl83072eibza-t-etched.step | 8d ago |
| isl83072eibza-t-hero.glb | 8d ago |
| isl83072eibza-t-hero.overlay.json | 8d ago |
| isl83072eibza-t.glb | 8d ago |
| isl83072eibza-t.kicad_mod | 8d ago |
| isl83072eibza-t.kicad_sym | 8d ago |
| isl83072eibza-t.lbr | 8d ago |
| isl83072eibza-t.step | 8d ago |
| package.json | 8d ago |
| page.json | 8d ago |
| README.md | 8d ago |
ISL83072EIBZA-T
RENESAS · RS-485 / RS-422 ICs · SOIC-8
ISL83072EIBZA-T from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RO | output | Receiver output: RO is high if A-B is at or above -50mV, low if A-B is at or below -200mV, and high if A and B are floating or shorted. |
| 2 | RE | input | Receiver output enable: RO is enabled when RE is low and high-impedance when RE is high; if unused, connect RE to GND directly or through a 1k to 3k resistor. |
| 3 | DE | input | Driver output enable: outputs Y and Z are enabled when DE is high and high-impedance when DE is low; if unused, connect DE to VCC through a 1k to 3k resistor. |
| 4 | DI | input | Driver input: a low on DI forces Y low and Z high, and a high on DI forces Y high and Z low. |
| 5 | GND | power_in | Ground connection. |
| 6 | A/Y | bidirectional | 15kV HBM ESD-protected RS-485/RS-422 noninverting receiver input and noninverting driver output; the pin is an input when DE = 0 and an output when DE = 1. |
| 7 | B/Z | bidirectional | 15kV HBM ESD-protected RS-485/RS-422 inverting receiver input and inverting driver output; the pin is an input when DE = 0 and an output when DE = 1. |
| 8 | VCC | power_in | System power supply input, 3.0V to 3.6V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | SOIC-8 |
| Category | Interface |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Driver differential output voltage (RS-422) | VOD | 2 | 2.3 | V | RL = 100 (RS-422) (Figure 1A, Note 16) | 5 | |
| Driver differential output voltage (RS-485) | VOD | 1.5 | 2 | V | RL = 54 (RS-485) (Figure 1A); max printed as VCC | 5 | |
| Driver differential output voltage with common-mode load | VOD | 1.5 | 2.2 | V | RL = 60, -7V <= VCM <= 12V (Figure 1B) | 5 | |
| Change in magnitude of driver differential output voltage for complementary output states | VOD | 0.01 | 0.2 | V | RL = 54 or 100 (Figure 1A) | 5 | |
| Driver common-mode output voltage | VOC | 2 | 3 | V | RL = 54 or 100 (Figure 1A) | 5 | |
| Change in magnitude of driver common-mode output voltage for complementary output states | VOC | 0.01 | 0.2 | V | RL = 54 or 100 (Figure 1A) | 5 | |
| Logic input high voltage | VIH | 2 | V | DI, DE, RE | 5 | ||
| Logic input low voltage | VIL | 0.8 | V | DI, DE, RE | 5 | ||
| Logic input hysteresis | VHYS | 25 | 100 | mV | DE, RE (Note 15) | 5 | |
| Logic input current | IIN1 | -2 | 2 | A | DI = DE = RE = 0V or VCC (Note 18) | 5 | |
| Input current (A, B, A/Y, B/Z) at VIN = 12V | IIN2 | 80 | 125 | A | DE = 0V, VCC = 0V or 3.6V; VIN = 12V | 5 | |
| Input current (A, B, A/Y, B/Z) at VIN = -7V | IIN2 | -100 | -50 | A | DE = 0V, VCC = 0V or 3.6V; VIN = -7V | 5 | |
| Driver short-circuit current, VO = High or Low | IOSD1 | 250 | mA | DE = VCC, -7V <= VY or VZ <= 12V (Note 7) | 5 | ||
| Receiver differential threshold voltage | VTH | -200 | -125 | -50 | mV | -7V <= VCM <= 12V | 5 |
| Receiver output low voltage | VOL | 0.17 | 0.4 | V | IO = -4mA, VID = -200mV | 6 | |
| Three-state (high impedance) receiver output current | IOZR | -1 | 0.015 | 1 | A | 0.4V <= VO <= 2.4V | 6 |
| Receiver input resistance | RIN | 96 | 150 | k | -7V <= VCM <= 12V | 6 | |
| Receiver short-circuit current | IOSR | 7 | 30 | 60 | mA | 0V <= VO <= VCC | 6 |
| No-load supply current | ICC | 510 | 800 | A | DI = 0V or VCC; DE = VCC, RE = 0V or VCC | 6 | |
| No-load supply current (receiver and driver disabled) | ICC | 480 | 700 | A | DE = 0V, RE = 0V | 6 | |
| Shutdown supply current | ISHDN | 0.01 | 1 | A | DE = 0V, RE = VCC, DI = 0V or VCC | 6 | |
| ESD HBM, all other pins | 7 | kV | HBM, per MIL-STD-883 Method 3015 | 6 | |||
| Maximum data rate (driver, 250kbps) | fMAX | 250 | 800 | kbps | VOD = 1.5V, CD = 820pF (Figure 4, Note 17) | 6 | |
| Driver differential output delay (250kbps) | tDD | 250 | 1100 | 1500 | ns | RDIFF = 54, CD = 50pF (Figure 2) | 6 |
| Driver differential output skew (250kbps) | tSKEW | 6 | 100 | ns | RDIFF = 54, CD = 50pF (Figure 2) | 6 | |
| Driver differential rise or fall time (250kbps) | tR, tF | 350 | 960 | 1600 | ns | RDIFF = 54, CD = 50pF (Figure 2) | 6 |
| Driver enable to output high (250kbps) | tZH | 26 | 600 | ns | RL = 500, CL = 50pF, SW = GND (Figure 3), (Notes 8, 13) | 6 | |
| Driver enable to output low (250kbps) | tZL | 200 | 600 | ns | RL = 500, CL = 50pF, SW = VCC (Figure 3), (Notes 8, 13) | 6 | |
| Driver disable from output high (250kbps) | tHZ | 28 | 55 | ns | RL = 500, CL = 50pF, SW = GND (Figure 3), (Note 13) | 6 | |
| Driver disable from output low (250kbps) | tLZ | 30 | 55 | ns | RL = 500, CL = 50pF, SW = VCC (Figure 3), (Note 13) | 6 | |
| Time to shutdown (driver, 250kbps) | tSHDN | 50 | 200 | 600 | ns | (Notes 10, 13) | 6 |
| Driver enable from shutdown to output high (250kbps) | tZH(SHDN) | 180 | 700 | ns | RL = 500, CL = 50pF, SW = GND (Figure 3), (Notes 10, 11, 13) | 6 | |
| Driver enable from shutdown to output low (250kbps) | tZL(SHDN) | 100 | 700 | ns | RL = 500, CL = 50pF, SW = VCC (Figure 3), (Notes 10, 11, 13) | 6 | |
| Maximum data rate (receiver, ISL83070E-75E) | fMAX | 12 | 20 | Mbps | VID = 1.5V (Note 17), ISL83070E-75E | 7 | |
| Receiver input to output delay (ISL83070E-75E) | tPLH, tPHL | 25 | 70 | 120 | ns | (Figure 5), ISL83070E-75E | 7 |
| Receiver skew /tPLH - tPHL/ | tSKD | 1.5 | 4 | ns | (Figure 5) | 7 | |
| Receiver skew, part-to-part | tRSKEW | 15 | ns | (Figure 5, Note 14) | 7 | ||
| Receiver enable to output high (ISL83070E-75E) | tZH | 5 | 15 | 20 | ns | RL = 1k, CL = 15pF, SW = GND (Figure 6), (Notes 9, 13) | 7 |
| Receiver enable to output low (ISL83070E-75E) | tZL | 5 | 15 | 20 | ns | RL = 1k, CL = 15pF, SW = VCC (Figure 6), (Notes 9, 13) | 7 |
| Receiver disable from output high (ISL83070E-75E) | tHZ | 5 | 12 | 20 | ns | RL = 1k, CL = 15pF, SW = GND (Figure 6), (Note 13) | 7 |
| Receiver disable from output low (ISL83070E-75E) | tLZ | 5 | 13 | 20 | ns | RL = 1k, CL = 15pF, SW = VCC (Figure 6), (Note 13) | 8 |
| Time to shutdown (receiver) | tSHDN | 50 | 180 | 600 | ns | (Notes 10, 13) | 8 |
| Receiver enable from shutdown to output high | tZH(SHDN) | 240 | 500 | ns | RL = 1k, CL = 15pF, SW = GND (Figure 6), (Notes 10, 12, 13) | 8 | |
| Receiver enable from shutdown to output low | tZL(SHDN) | 240 | 500 | ns | RL = 1k, CL = 15pF, SW = VCC (Figure 6), (Notes 10, 12, 13) | 8 | |
| VCC to ground | VCC | 7 | V | 5 | |||
| Input voltage DI | DI | -0.3 | 7 | V | 5 | ||
| Input voltage DE, RE | DE, RE | -0.3 | 7 | V | (Note 20) | 5 | |
| Input/output voltage A, B, Y, Z | A, B, Y, Z | -9 | 13 | V | 5 | ||
| Output voltage RO | RO | -0.3 | V | Max printed as VCC +0.3V | 5 | ||
| Maximum storage temperature range | -65 | 150 | °C | 5 | |||
| Maximum junction temperature (plastic package) | 150 | °C | Plastic package | 5 | |||
| Operating temperature range | -40 | 85 | °C | 5 | |||
| System power supply input voltage | VCC | 3 | 3.6 | V | Electrical specifications test conditions: VCC = 3.0V to 3.6V | 3 | |
| Thermal resistance, junction to ambient, 8 Ld SOIC | θJA | 105 | °C/W | Typical, measured per Note 4 (free air, high thermal conductivity test board) | 5 |
CAD (KiCad official)
- Symbol:
ISL83072EIBZA-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
isl83072eibza-t-etched.step/isl83072eibza-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);isl83072eibza-t.step/isl83072eibza-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (18 pp, sha256
76bde19a76c92a8f, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).