main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers is31fl3199-qfls2-tr: viewers · Ray 7d ago
is31fl3199-qfls2-tr-etched.glb Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr-etched.step is31fl3199-qfls2-tr: factory component page (tier=lcsc) · Ray 7d ago
is31fl3199-qfls2-tr-hero.glb is31fl3199-qfls2-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
is31fl3199-qfls2-tr-hero.overlay.json Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr.glb Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr.kicad_mod Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr.kicad_sym Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr.lbr Publish 0.1.0 · Ray 7d ago
is31fl3199-qfls2-tr.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

IS31FL3199-QFLS2-TR

ISSI Integrated Silicon Solution · LED Drivers · UQFN-20-EP(3x3)

IS31FL3199-QFLS2-TR from ISSI Integrated Silicon Solution, in a UQFN-20-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Power supply, 2.7V to 5.5V.
2 C_FILT passive Filter capacitor for audio control.
3 OUT1 output Current source output for channel 1, with output current set by the CS bits up to 40mA.
4 OUT2 output Current source output for channel 2, with output current set by the CS bits up to 40mA.
5 OUT3 output Current source output for channel 3, with output current set by the CS bits up to 40mA.
6 OUT4 output Current source output for channel 4, with output current set by the CS bits up to 40mA.
7 GND power_in Ground.
8 OUT5 output Current source output for channel 5, with output current set by the CS bits up to 40mA.
9 OUT6 output Current source output for channel 6, with output current set by the CS bits up to 40mA.
10 OUT7 output Current source output for channel 7, with output current set by the CS bits up to 40mA.
11 OUT8 output Current source output for channel 8, with output current set by the CS bits up to 40mA.
12 OUT9 output Current source output for channel 9, with output current set by the CS bits up to 40mA.
13 SDB input Shuts down the chip when pulled low (hardware shutdown, about 1µA typical).
14 I_AUD bidirectional Audio current input or output used for chip cascade synchronization of the audio current.
15 R_EXT passive Input terminal for an external resistor, which must be about 100kΩ.
16 AD input I2C address setting: connect to GND (00), VCC (11), SCL (01) or SDA (10).
17 IN input Audio input.
18 SCL input I2C serial clock.
19 SDA bidirectional I2C serial data, bidirectional open-collector with an external pull-up resistor (typically 4.7kΩ).
20 CLK/V_BM bidirectional CLK input or output for cascade synchronization of breathing; when the breathing mark function is enabled this pin is the V_BM output.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer ISSI Integrated Silicon Solution
Package UQFN-20-EP(3x3)
Category LED Drivers
Pins 21

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 2.7 5.5 V 5
Quiescent power supply current ICC 3 mA VSDB = VCC 5
Shutdown current ISD 1 μA VSDB = 0V 5
Shutdown current (software shutdown) ISD 2 μA VSDB = VCC, software shutdown 5
Output current IOUT 20 mA PWM Control Mode, VDS = 0.4V, PWM Register(07h~0Fh) = 0xFF (Note 1) 5
Output current IOUT 18 mA Audio Mode, Gain = 12dB, VIN = 0.8VP-P, 1kHz square wave (Note 1) 5
Current sink headroom voltage VHR 400 mV IOUT = 20mA 5
Logic '0' input voltage VIL 0.4 V VCC = 2.7V 5
Logic '1' input voltage VIH 1.4 V VCC = 5.5V 5
Logic '0' input current IIL 5 nA VIN = 0V (Note 2: all LEDs are on) 5
Logic '1' input current IIH 5 nA VIN = VCC (Note 2: all LEDs are on) 5
Serial-clock frequency fSCL 400 kHz 6
Bus free time between a STOP and a START condition tBUF 1.3 μs 6
Hold time (repeated) START condition tHD, STA 0.6 μs 6
Repeated START condition setup time tSU, STA 0.6 μs 6
STOP condition setup time tSU, STO 0.6 μs 6
Data hold time tHD, DAT 0.9 μs 6
Data setup time tSU, DAT 100 ns 6
SCL clock low period tLOW 1.3 μs 6
SCL clock high period tHIGH 0.7 μs 6
Rise time of both SDA and SCL signals, receiving tR 300 ns 20+0.1Cb, Cb = total bus line capacitance in pF (Note 4) 6
Fall time of both SDA and SCL signals, receiving tF 300 ns 20+0.1Cb, Cb = total bus line capacitance in pF (Note 4) 6
Voltage at any input pin -0.3 V Upper limit printed as VCC+0.3V 5
Supply voltage VCC -0.3 6 V 5
GND terminal current 400 mA 5
Maximum junction temperature TJMAX 150 °C 5
Storage temperature range TSTG -65 150 °C 5
Operating temperature range TA -40 85 °C 5
ESD (HBM) 2 kV 5
ESD (CDM) 1 kV 5
External resistor at R_EXT R_EXT 100 kΩ Must be about 100kΩ 3

CAD (KiCad official)

  • Symbol: IS31FL3199-QFLS2-TR
  • Footprint: Package_DFN_QFN:UQFN-20-1EP_3x3mm_P0.4mm_EP1.85x1.85mm
  • 3D model: UQFN-20-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: is31fl3199-qfls2-tr-etched.step / is31fl3199-qfls2-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); is31fl3199-qfls2-tr.step / is31fl3199-qfls2-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ISSI Integrated Silicon Solution datasheet (15 pp, sha256 8fad1229fea67950, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF