Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

IRS25752LTRPBF

Infineon Technologies · Gate Drivers · SOT-23-6

IRS25752LTRPBF from Infineon Technologies, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in IC supply voltage for the low-side and logic circuitry, recommended 10 V to 18 V with an absolute maximum of -0.3 V to 20 V.
2 COM power_in IC power and signal ground, which is the reference for all voltage parameters; logic operational for VS of -8 V to +600 V.
3 IN input Logic input with Schmitt-trigger and internal pull-down, with VIH of 2.2 V maximum and VIL of 0.8 V minimum, referenced to COM and up to VCC.
4 VS power_in High-side floating supply offset voltage, recommended from COM - 8 V to 600 V, with dV/dt limited to 50 V/ns.
5 HO output High-side gate driver output, in phase with IN, with typical source current of 160 mA and sink current of 240 mA.
6 VB power_in High-side floating supply voltage, recommended from VS + 10 V to VS + 18 V with an absolute maximum of -0.3 V to 620 V.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package SOT-23-6
Category Motor Driver ICs
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High side floating absolute voltage VB -0.3 620 V 3
Low side and logic fixed supply voltage VCC -0.3 20 V 3
High side floating supply offset voltage slew rate dVS/dt 50 V/ns 3
Junction temperature TJ -55 150 ºC 3
IC Pin temperature (soldering) TL 300 ºC soldering, 10 seconds 3
Thermal resistance, junction to ambient 6L-SOT-23 RΘJA 151 ºC/W 6L-SOT-23; board mounted and still air (section note) 3
High side floating supply offset voltage VS 600 V 3
Low side and logic fixed supply voltage VCC 10 18 V 3
Junction temperature TJ -40 125 ºC 3
VCC supply UVLO positive-going VCCUV+ 8 9 10 V 4
VCC supply UVLO negative-going VCCUV- 7 8 9 V 4
Logic 1 input voltage VIH 2.2 V 4
Logic 0 input voltage VIL 0.8 V 4
Logic 1 input bias current IIN+ 20 40 µA VIN = VCC 4
Logic 0 input bias current IIN- 5 µA VIN = COM 4
VBS supply UVLO positive-going VBSUV+ 8 9 10 V 4
VBS supply UVLO negative-going VBSUV- 7 8 9 V 4
High level output voltage (VB, HO) VOH 0.8 1.4 V IO = 2mA 4
Low level output voltage (HO, VS) VOL 0.3 0.6 V 4
Offset supply leakage current ILK 50 µA VB = VS = 600V 4
VCC internal Zener clamp voltage VCC_CLAMP 20.4 V ICC = 5mA 4
Quiescent VCC supply current IQCC 100 µA 4
VBS internal Zener clamp voltage VBS_CLAMP 20.4 V IBS = 5mA 4
Quiescent VBS supply current IQBS 80 µA VIN = VCC or COM 4
Turn-on propagation delay tON 140 ns VS = 0V 4
Turn-off propagation delay tOFF 215 ns VS = 600V 4
Turn-on rise time tRISE 85 ns VS = 0V 4
Turn-off fall time tFALL 40 ns 4
HO gate drive output source current IO+ 160 mA 4
HO gate drive output sink current IO- 240 mA 4

CAD (KiCad official)

  • Symbol: IRS25752LTRPBF
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: irs25752ltrpbf-etched.step / irs25752ltrpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irs25752ltrpbf.step / irs25752ltrpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (13 pp, sha256 46a851b409014314, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF