component
IRS21867STRPBF
Public Made by Adomby adom
Infineon Technologies Gate Drive ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 2d ago |
| viewers | 2d ago |
| irs21867strpbf-etched.glb | 2d ago |
| irs21867strpbf-etched.step | 2d ago |
| irs21867strpbf-hero.glb | 2d ago |
| irs21867strpbf-hero.overlay.json | 2d ago |
| irs21867strpbf.glb | 2d ago |
| irs21867strpbf.kicad_mod | 2d ago |
| irs21867strpbf.kicad_sym | 2d ago |
| irs21867strpbf.lbr | 2d ago |
| irs21867strpbf.step | 2d ago |
| package.json | 2d ago |
| page.json | 2d ago |
| README.md | 2d ago |
| verification.json | 2d ago |
IRS21867STRPBF
Infineon Technologies · Gate Drive ICs · SOIC-8
IRS21867STRPBF from Infineon Technologies, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Low-side and logic fixed supply; recommended operating range is 10V to 20V, with absolute maximum -0.3V to 25V referenced to COM. |
| 2 | HIN | input | Logic input for the high-side gate driver output (HO), in phase with HO; logic-1 threshold is 2.5V minimum and logic-0 threshold is 0.8V maximum, compatible with 3.3V and 5V logic. |
| 3 | LIN | input | Logic input for the low-side gate driver output (LO), in phase with LO; logic-1 threshold is 2.5V minimum and logic-0 threshold is 0.8V maximum, compatible with 3.3V and 5V logic. |
| 4 | COM | power_in | Low-side return; all voltage parameters are absolute voltages referenced to COM. |
| 5 | LO | output | Low-side gate drive output, swinging between 0 V and VCC; typical source/sink pulsed current is 4.0A (PW ≤ 10µs). |
| 6 | VS | power_in | High-side floating supply return; the logic remains operational for VS from -5V to +600V, with the high-side output referenced to this pin. |
| 7 | HO | output | High-side gate drive output, swinging between VS and VB; typical source/sink pulsed current is 4.0A (PW ≤ 10µs). |
| 8 | VB | power_in | High-side floating supply; recommended VB is VS + 10V to VS + 20V, with absolute maximum VB of 625V (referenced to COM). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Infineon Technologies |
| Package | SOIC-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High side floating absolute voltage | VB | -0.3 | 625 | V | Note 1 | 4 | |
| Low side and logic fixed supply voltage | VCC | -0.3 | 25 | V | Note 1 | 4 | |
| Allowable offset supply voltage transient | dVS/dt | 50 | V/ns | 4 | |||
| Package power dissipation | PD | 0.625 | W | TA ≤ 25°C | 4 | ||
| Junction temperature | TJ | 150 | °C | 4 | |||
| Storage temperature | TS | -50 | 150 | °C | 4 | ||
| Lead temperature (soldering) | TL | 300 | °C | soldering, 10 seconds | 4 | ||
| Thermal resistance, junction to ambient | RthJA | 200 | °C/W | 4 | |||
| Low side and logic fixed supply voltage (recommended) | VCC | 10 | 20 | V | 4 | ||
| High side floating supply offset voltage (recommended) | VS | 600 | V | Note 2 | 4 | ||
| Low side output voltage (recommended) | VLO | 0 | V | 4 | |||
| Ambient temperature | TA | -40 | 125 | °C | 4 | ||
| Logic "1" input voltage for HO & LO | VIH | 2.5 | V | VCC = 10V to 20V | 5 | ||
| Logic "0" input voltage for HO & LO | VIL | 0.8 | V | VCC = 10V to 20V | 5 | ||
| High level output voltage, VCC or VBS - VO | VOH | 1.4 | V | IO = 0mA | 5 | ||
| Low level output voltage, VO | VOL | 0.15 | V | IO = 20mA | 5 | ||
| Offset supply leakage current | ILK | 50 | µA | VB = VS = 600 V | 5 | ||
| Quiescent VBS supply current | IQBS | 20 | 60 | 150 | µA | VIN = 0V or 5V | 5 |
| Quiescent VCC supply current | IQCC | 50 | 120 | 240 | µA | VIN = 0V or 5V | 5 |
| Logic "0" input bias current | IIN- | 5 | µA | HIN = LIN = 0V | 5 | ||
| VCC and VBS supply undervoltage positive going threshold | VCCUV+ / VBSUV+ | 5.34 | 6 | 6.66 | V | 5 | |
| VCC and VBS supply undervoltage negative going threshold | VCCUV- / VBSUV- | 4.9 | 5.5 | 6.1 | V | 5 | |
| Turn-on propagation delay | ton | 170 | 250 | ns | VS = 0V | 5 | |
| Turn-off propagation delay | toff | 170 | 250 | ns | VS = 0V or 600V | 5 | |
| Delay matching /ton, toff/ | MT | 35 | ns | 5 | |||
| Turn-on rise time | tr | 22 | 38 | ns | VS = 0V | 5 | |
| Turn-off fall time | tf | 18 | 30 | ns | VS = 0V | 5 | |
| Logic "1" input bias current | IIN+ | 250 | µA | HIN = LIN = 5V | 5 | ||
| Output high short circuit pulsed current | IO+ | 4 | A | VO = 0V, PW ≤ 10µs | 5 | ||
| Output low short circuit pulsed current | IO- | 4 | A | VO = 15V, PW ≤ 10µs | 5 |
CAD (KiCad official)
- Symbol:
IRS21867STRPBF - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
irs21867strpbf-etched.step/irs21867strpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);irs21867strpbf.step/irs21867strpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Infineon Technologies datasheet (21 pp, sha256
c2529befe5b88ee6, retrieved 2026-11-04, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).