main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers irf9956tr: viewers · Ray 28d ago
irf9956tr-etched.glb irf9956tr: factory component page (tier=lcsc) · Ray 28d ago
irf9956tr-etched.step irf9956tr: factory component page (tier=lcsc) · Ray 28d ago
irf9956tr-hero.glb irf9956tr: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
irf9956tr-hero.overlay.json Publish 0.1.0 · Ray 28d ago
irf9956tr.glb Publish 0.1.0 · Ray 28d ago
irf9956tr.kicad_mod Publish 0.1.0 · Ray 28d ago
irf9956tr.kicad_sym Publish 0.1.0 · Ray 28d ago
irf9956tr.lbr Publish 0.1.0 · Ray 28d ago
irf9956tr.step Publish 0.1.0 · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago

IRF9956TR

UMW · MOSFETs · SOP-8

IRF9956TR from UMW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source terminal of the first MOSFET; the datasheet rates the continuous source (body diode) current IS at 1.7 A.
2 G1 input Gate of the first MOSFET; the gate-to-source voltage VGS is rated ±20 V.
3 S2 passive Source terminal of the second MOSFET; the datasheet rates the continuous source (body diode) current IS at 1.7 A.
4 G2 input Gate of the second MOSFET; the gate-to-source voltage VGS is rated ±20 V.
5 D1,D2 passive Drain terminal of the MOSFETs (pins 5 to 8 are tied together as DRAIN); the drain-source voltage VDS is rated 30 V.
6 D1,D2 passive Drain terminal of the MOSFETs (pins 5 to 8 are tied together as DRAIN); the drain-source voltage VDS is rated 30 V.
7 D1,D2 passive Drain terminal of the MOSFETs (pins 5 to 8 are tied together as DRAIN); the drain-source voltage VDS is rated 30 V.
8 D1,D2 passive Drain terminal of the MOSFETs (pins 5 to 8 are tied together as DRAIN); the drain-source voltage VDS is rated 30 V.

Key specifications

Parameter Value
Manufacturer UMW
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: IRF9956TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: irf9956tr-etched.step / irf9956tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf9956tr.step / irf9956tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (10 pp, sha256 e475f18deee6f59c, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF