component

IRF7831TRPBF-VB

Public Made by Adom

by adom

VBsemi Elec MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsirf7831trpbf-vbfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 13d ago
viewers irf7831trpbf-vb: viewers · Ray 13d ago
irf7831trpbf-vb-etched.glb Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb-etched.step irf7831trpbf-vb: factory component page (tier=lcsc) · Ray 13d ago
irf7831trpbf-vb-hero.glb irf7831trpbf-vb: hero GLB from the etched model (keeps the MPN mark) · Ray 13d ago
irf7831trpbf-vb-hero.overlay.json Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb.glb Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb.kicad_mod Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb.kicad_sym Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb.lbr Publish 0.1.0 · Ray 13d ago
irf7831trpbf-vb.step Publish 0.1.0 · Ray 13d ago
package.json Publish 0.1.0 · Ray 13d ago
page.json Set visibility: public · Ray 13d ago
README.md Publish 0.1.0 · Ray 13d ago

IRF7831TRPBF-VB

VBsemi Elec · MOSFETs · SO-8

IRF7831TRPBF-VB from VBsemi Elec, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source terminal of the N-channel MOSFET (pin 1 of three source pins tied together).
2 S passive Source terminal of the N-channel MOSFET (pin 2 of three source pins tied together).
3 S passive Source terminal of the N-channel MOSFET (pin 3 of three source pins tied together).
4 G input Gate terminal of the N-channel MOSFET; VGS limit is ±20 V with threshold of 1.0 to 3.0 V.
5 D passive Drain terminal of the N-channel MOSFET (VDS 30 V max), tied with pins 6-8.
6 D passive Drain terminal of the N-channel MOSFET (VDS 30 V max), tied with pins 5, 7 and 8.
7 D passive Drain terminal of the N-channel MOSFET (VDS 30 V max), tied with pins 5, 6 and 8.
8 D passive Drain terminal of the N-channel MOSFET (VDS 30 V max), tied with pins 5-7.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package SO-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 30 V 1
Gate-Source Voltage VGS -20 20 V 1
Continuous Drain Current ID 18 A TJ = 150 °C; TC = 25 °C 1
Continuous Drain Current ID 16 A TJ = 150 °C; TC = 70 °C 1
Continuous Drain Current ID 15 A TA = 25 °C (notes b, c) 1
Continuous Drain Current ID 13 A TA = 70 °C (notes b, c) 1
Pulsed Drain Current IDM 50 A 1
Continuous Source-Drain Diode Current IS 3.8 A TC = 25 °C 1
Continuous Source-Drain Diode Current IS 2.1 A TA = 25 °C (notes b, c) 1
Single Pulse Avalanche Current IAS 22 A L = 0.1 mH 1
Avalanche Energy EAS 24 mJ 1
Maximum Power Dissipation PD 4.5 W TC = 25 °C 1
Maximum Power Dissipation PD 2.8 W TC = 70 °C 1
Maximum Power Dissipation PD 2.5 W TA = 25 °C (notes b, c) 1
Maximum Power Dissipation PD 1.6 W TA = 70 °C (notes b, c) 1
Operating Junction and Storage Temperature Range TJ, Tstg -55 150 °C 1
Maximum Junction-to-Ambient RthJA 38 50 °C/W t ≤ 10 s (notes b, d) 1
Maximum Junction-to-Foot (Drain) RthJF 22 28 °C/W Steady state 1
Drain-Source Breakdown Voltage VDS 30 V VGS = 0 V, ID = 250 µA 2
Gate-Source Threshold Voltage VGS(th) 1 3 V VDS = VGS, ID = 250 µA 2
Gate-Source Leakage IGSS -100 100 nA VDS = 0 V, VGS = ±20 V 2
Zero Gate Voltage Drain Current IDSS 1 µA VDS = 30 V, VGS = 0 V 2
Zero Gate Voltage Drain Current IDSS 10 µA VDS = 30 V, VGS = 0 V, TJ = 55 °C 2
On-State Drain Current ID(on) 20 A VDS ≥ 5 V, VGS = 10 V 2
Drain-Source On-State Resistance RDS(on) 0.004 Ω VGS = 10 V, ID = 11 A 2
Drain-Source On-State Resistance RDS(on) 0.005 Ω VGS = 4.5 V, ID = 10 A 2
Gate Resistance Rg 0.36 1.8 3.6 Ω f = 1 MHz 2
Total Gate Charge Qg 15 23 nC VDS = 15 V, VGS = 10 V, ID = 11 A 2
Total Gate Charge Qg 6.8 10.2 nC VDS = 15 V, VGS = 5 V, ID = 11 A 2
Turn-On Delay Time td(on) 16 24 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 4.5 V, Rg = 1 Ω 2
Rise Time tr 12 18 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 4.5 V, Rg = 1 Ω 2
Turn-Off Delay Time td(off) 16 24 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 4.5 V, Rg = 1 Ω 2
Fall Time tf 10 20 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 4.5 V, Rg = 1 Ω 2
Turn-On Delay Time td(on) 8 16 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 10 V, Rg = 1 Ω 2
Rise Time tr 10 20 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 10 V, Rg = 1 Ω 2
Fall Time tf 8 15 ns VDD = 15 V, RL = 1.4 Ω, ID ≅ 9 A, VGEN = 10 V, Rg = 1 Ω 2
Body Diode Voltage VSD 0.8 1.2 V IS = 9 A 2
Body Diode Reverse Recovery Time trr 15 30 ns IF = 9 A, dI/dt = 100 A/µs, TJ = 25 °C 2
Body Diode Reverse Recovery Charge Qrr 6 12 nC IF = 9 A, dI/dt = 100 A/µs, TJ = 25 °C 2
Continuous Source-Drain Diode Current IS 25 A TC = 25 °C 2
Pulse Diode Forward Current ISM 50 A 2

CAD (KiCad official)

  • Symbol: IRF7831TRPBF-VB
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: irf7831trpbf-vb-etched.step / irf7831trpbf-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf7831trpbf-vb.step / irf7831trpbf-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (9 pp, sha256 14e781cfc8607079, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF