main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 24d ago
viewers irf7413trpbf: viewers · Ray 24d ago
irf7413trpbf-etched.glb Publish 0.1.0 · Ray 24d ago
irf7413trpbf-etched.step irf7413trpbf: factory component page (tier=lcsc) · Ray 24d ago
irf7413trpbf-hero.glb irf7413trpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 24d ago
irf7413trpbf-hero.overlay.json Publish 0.1.0 · Ray 24d ago
irf7413trpbf.glb Publish 0.1.0 · Ray 24d ago
irf7413trpbf.kicad_mod Publish 0.1.0 · Ray 24d ago
irf7413trpbf.kicad_sym Publish 0.1.0 · Ray 24d ago
irf7413trpbf.lbr Publish 0.1.0 · Ray 24d ago
irf7413trpbf.step Publish 0.1.0 · Ray 24d ago
package.json Publish 0.1.0 · Ray 24d ago
page.json Set visibility: public · Ray 24d ago
README.md Publish 0.1.0 · Ray 24d ago

IRF7413TRPBF

Infineon Technologies · MOSFETs · SO-8

IRF7413TRPBF from Infineon Technologies, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the N-channel MOSFET, tied to pins 2 and 3; VDSS is 30V and ID is 13A at TA = 25°C.
2 S passive Source of the N-channel MOSFET, tied to pins 1 and 3; VDSS is 30V and ID is 13A at TA = 25°C.
3 S passive Source of the N-channel MOSFET, tied to pins 1 and 2; VDSS is 30V and ID is 13A at TA = 25°C.
4 G input Gate of the N-channel MOSFET; gate-to-source voltage is rated at ±20V maximum.
5 D passive Drain of the MOSFET, tied to pins 6, 7 and 8; drain-to-source voltage is 30V maximum and RDS(on) is 0.011Ω.
6 D passive Drain of the MOSFET, tied to pins 5, 7 and 8; drain-to-source voltage is 30V maximum and RDS(on) is 0.011Ω.
7 D passive Drain of the MOSFET, tied to pins 5, 6 and 8; drain-to-source voltage is 30V maximum and RDS(on) is 0.011Ω.
8 D passive Drain of the MOSFET, tied to pins 5, 6 and 7; drain-to-source voltage is 30V maximum and RDS(on) is 0.011Ω.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: IRF7413TRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: irf7413trpbf-etched.step / irf7413trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf7413trpbf.step / irf7413trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (9 pp, sha256 dbe5f093eb45fe86, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF