main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers irf7311trpbf: viewers · Ray 17d ago
irf7311trpbf-etched.glb Publish 0.1.0 · Ray 17d ago
irf7311trpbf-etched.step irf7311trpbf: factory component page (healed after the 2026-10-18 wiki outage) · Ray 17d ago
irf7311trpbf-hero.glb irf7311trpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
irf7311trpbf-hero.overlay.json Publish 0.1.0 · Ray 17d ago
irf7311trpbf.glb Publish 0.1.0 · Ray 17d ago
irf7311trpbf.kicad_mod Publish 0.1.0 · Ray 17d ago
irf7311trpbf.kicad_sym Publish 0.1.0 · Ray 17d ago
irf7311trpbf.lbr Publish 0.1.0 · Ray 17d ago
irf7311trpbf.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

IRF7311TRPBF

TECH PUBLIC · MOSFETs · SOP-8

IRF7311TRPBF from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel, VDS 20 V, ID 6 A continuous at TC = 25°C).
2 G1 input Gate of MOSFET 1; gate-source voltage limit is ±12 V and threshold is 0.6 V min at ID = 250 µA.
3 S2 passive Source of MOSFET 2 (N-channel, VDS 20 V, ID 6 A continuous at TC = 25°C).
4 G2 input Gate of MOSFET 2; gate-source voltage limit is ±12 V and threshold is 0.6 V min at ID = 250 µA.
5 D2 passive Drain of MOSFET 2; drain-source voltage rating is 20 V, with pulsed drain current of 30 A.
6 D2 passive Drain of MOSFET 2, tied internally to pin 5; drain-source voltage rating is 20 V.
7 D1 passive Drain of MOSFET 1; drain-source voltage rating is 20 V, with pulsed drain current of 30 A.
8 D1 passive Drain of MOSFET 1, tied internally to pin 7; drain-source voltage rating is 20 V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: IRF7311TRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: irf7311trpbf-etched.step / irf7311trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf7311trpbf.step / irf7311trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 368373f1ebc328fe, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF