main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers irf7240trpbf: viewers · Ray 8d ago
irf7240trpbf-etched.glb Publish 0.1.0 · Ray 8d ago
irf7240trpbf-etched.step irf7240trpbf: factory component page (tier=lcsc) · Ray 8d ago
irf7240trpbf-hero.glb irf7240trpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
irf7240trpbf-hero.overlay.json Publish 0.1.0 · Ray 8d ago
irf7240trpbf.glb Publish 0.1.0 · Ray 8d ago
irf7240trpbf.kicad_mod Publish 0.1.0 · Ray 8d ago
irf7240trpbf.kicad_sym Publish 0.1.0 · Ray 8d ago
irf7240trpbf.lbr Publish 0.1.0 · Ray 8d ago
irf7240trpbf.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

IRF7240TRPBF

TECH PUBLIC · MOSFETs · SOP-8

IRF7240TRPBF from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, tied to pins 2 and 3; drain-source voltage rating is -40 V.
2 S passive Source of the P-channel MOSFET, tied to pins 1 and 3; drain-source voltage rating is -40 V.
3 S passive Source of the P-channel MOSFET, tied to pins 1 and 2; drain-source voltage rating is -40 V.
4 G input Gate of the P-channel MOSFET; gate-source voltage limit is ±20 V and threshold is -1.0 V to -2.5 V.
5 D passive Drain of the P-channel MOSFET, tied to pins 6, 7 and 8; continuous drain current is -12 A.
6 D passive Drain of the P-channel MOSFET, tied to pins 5, 7 and 8; continuous drain current is -12 A.
7 D passive Drain of the P-channel MOSFET, tied to pins 5, 6 and 8; continuous drain current is -12 A.
8 D passive Drain of the P-channel MOSFET, tied to pins 5, 6 and 7; continuous drain current is -12 A.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: IRF7240TRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: irf7240trpbf-etched.step / irf7240trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf7240trpbf.step / irf7240trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 57cd12e38b4e28ae, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF