component

IRF7205TRPBF

Public Made by Adom

by adom

Infineon Technologies MOSFETs, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsirf7205trpbffactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 23d ago
viewers irf7205trpbf: viewers · Ray 23d ago
irf7205trpbf-etched.glb Publish 0.1.0 · Ray 23d ago
irf7205trpbf-etched.step irf7205trpbf: factory component page (tier=lcsc) · Ray 23d ago
irf7205trpbf-hero.glb irf7205trpbf: hero GLB from the etched model (keeps the MPN mark) · Ray 23d ago
irf7205trpbf-hero.overlay.json Publish 0.1.0 · Ray 23d ago
irf7205trpbf.glb Publish 0.1.0 · Ray 23d ago
irf7205trpbf.kicad_mod Publish 0.1.0 · Ray 23d ago
irf7205trpbf.kicad_sym Publish 0.1.0 · Ray 23d ago
irf7205trpbf.lbr Publish 0.1.0 · Ray 23d ago
irf7205trpbf.step Publish 0.1.0 · Ray 23d ago
package.json Publish 0.1.0 · Ray 23d ago
page.json Set visibility: public · Ray 23d ago
README.md Publish 0.1.0 · Ray 23d ago

IRF7205TRPBF

Infineon Technologies · MOSFETs · SO-8

IRF7205TRPBF from Infineon Technologies, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET; pins 1-3 are the source, with the device rated at VDSS = -30V and ID = -4.6A.
2 S passive Source of the P-channel MOSFET, tied to the same source as pins 1 and 3.
3 S passive Source of the P-channel MOSFET, tied to the same source as pins 1 and 2.
4 G input Gate of the P-channel MOSFET; gate-to-source voltage is limited to ±20 V.
5 D passive Drain of the P-channel MOSFET; pins 5-8 are the drain, with RDS(on) = 0.070 ohm.
6 D passive Drain of the P-channel MOSFET, tied to the same drain as pins 5, 7 and 8.
7 D passive Drain of the P-channel MOSFET, tied to the same drain as pins 5, 6 and 8.
8 D passive Drain of the P-channel MOSFET, tied to the same drain as pins 5, 6 and 7.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package SO-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: IRF7205TRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: irf7205trpbf-etched.step / irf7205trpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); irf7205trpbf.step / irf7205trpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (9 pp, sha256 0db3df6ea1f1615e, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF