Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	8d ago
viewers	ir21814strpbf: viewers · Ray	8d ago
ir21814strpbf-etched.glb	Publish 0.1.0 · Ray	8d ago
ir21814strpbf-etched.step	ir21814strpbf: factory component page (tier=lcsc) · Ray	8d ago
ir21814strpbf-hero.glb	ir21814strpbf: hero GLB from the etched model (keeps the MPN mark) · Ray	8d ago
ir21814strpbf-hero.overlay.json	Publish 0.1.0 · Ray	8d ago
ir21814strpbf.glb	Publish 0.1.0 · Ray	8d ago
ir21814strpbf.kicad_mod	Publish 0.1.0 · Ray	8d ago
ir21814strpbf.kicad_sym	Publish 0.1.0 · Ray	8d ago
ir21814strpbf.lbr	Publish 0.1.0 · Ray	8d ago
ir21814strpbf.step	Publish 0.1.0 · Ray	8d ago
package.json	Publish 0.1.0 · Ray	8d ago
page.json	Set visibility: public · Ray	8d ago
README.md	Publish 0.1.0 · Ray	8d ago

IR21814STRPBF

Infineon Technologies · Gate Drivers · SOIC-14

IR21814STRPBF from Infineon Technologies, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	HIN	input	Logic input for high side gate driver output (HO), in phase; 3.3V/5V logic compatible, referenced to VSS, internally clamped with a 5.2V zener.
2	LIN	input	Logic input for low side gate driver output (LO), in phase; 3.3V/5V logic compatible, referenced to VSS, internally clamped with a 5.2V zener.
3	VSS	power_in	Logic ground (IR21814 only), allowed -5V to +5V offset relative to COM.
4	NC	unconnected	Pin shown on the 14-lead SOIC drawing with no function label; the datasheet gives no signal for it.
5	COM	power_in	Low side return.
6	LO	output	Low side gate drive output, 1.4A source / 1.8A sink minimum pulsed current capability.
7	VCC	power_in	Low side and logic fixed supply, recommended 10V to 20V (absolute max 25V).
8	NC	unconnected	Pin shown on the 14-lead SOIC drawing with no function label; the datasheet gives no signal for it.
9	NC	unconnected	Pin shown on the 14-lead SOIC drawing with no function label; the datasheet gives no signal for it.
10	NC	unconnected	Pin shown on the 14-lead SOIC drawing with no function label; the datasheet gives no signal for it.
11	VS	power_in	High side floating supply return; offset operational to +600V (absolute max VB + 0.3V).
12	HO	output	High side gate drive output, 1.4A source / 1.8A sink minimum pulsed current capability.
13	VB	power_in	High side floating supply, VS + 10V to VS + 20V recommended (absolute max 625V).
14	NC	unconnected	Pin shown on the 14-lead SOIC drawing with no function label; the datasheet gives no signal for it.

Key specifications

Parameter	Value
Manufacturer	Infineon Technologies
Package	SOIC-14
Category	Motor Driver ICs
Pins	14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Low side and logic fixed supply voltage (absolute)	VCC	-0.3		25	V		2
Low side output voltage (absolute)	VLO	-0.3			V		2
High side floating absolute voltage	VB	-0.3		625	V		2
Allowable offset supply voltage transient	dVS/dt			50	V/ns		2
Package power dissipation (14-lead SOIC)	PD			1	W	TA ≤ +25°C	2
Thermal resistance, junction to ambient (14-lead SOIC)	RthJA			120	°C/W		2
Junction temperature	TJ			150	°C		2
Storage temperature	TS	-50		150	°C		2
Lead temperature (soldering)	TL			300	°C	soldering, 10 seconds	2
High side floating supply offset voltage	VS			600	V	Note 1: logic operational for VS of -5 to +600V	2
Low side and logic fixed supply voltage (recommended)	VCC	10		20	V		2
Low side output voltage (recommended)	VLO	0			V		2
Logic ground (recommended)	VSS	-5		5	V		2
Ambient temperature	TA	-40		125	°C		2
Turn-on propagation delay	ton		180	270	ns	VS = 0V	3
Turn-off propagation delay	toff		220	330	ns	VS = 0V or 600V	3
Delay matching, HS & LS turn-on/off	MT		0	35	ns		3
Turn-on rise time	tr		40	60	ns	VS = 0V	3
Turn-off fall time	tf		20	35	ns	VS = 0V	3
Logic 1 input voltage (IR21814)	VIH	2.7			V	VCC = 10V to 20V	3
Logic 0 input voltage (IR21814)	VIL			0.8	V	VCC = 10V to 20V	3
High level output voltage, VBIAS - VO	VOH			1.2	V	IO = 0A	3
Low level output voltage, VO	VOL			0.1	V	IO = 0A	3
Offset supply leakage current	ILK			50	µA	VB = VS = 600V	3
Quiescent VBS supply current	IQBS	20	60	150	µA	VIN = 0V or 5V	3
Quiescent VCC supply current	IQCC	50	120	240	µA	VIN = 0V or 5V	3
Logic 1 input bias current	IIN+		25	60	µA	VIN = 5V	3
Logic 0 input bias current	IIN-			1	µA	VIN = 0V	3
VCC supply undervoltage positive going threshold	VCCUV+	8	8.9	9.8	V		3
VBS supply undervoltage positive going threshold	VBSUV+	8	8.9	9.8	V		3
VCC supply undervoltage negative going threshold	VCCUV-	7.4	8.2	9	V		3
VBS supply undervoltage negative going threshold	VBSUV-	7.4	8.2	9	V		3
VCC undervoltage hysteresis	VCCUVH	0.3	0.7		V		3
VBS undervoltage hysteresis	VBSUVH	0.3	0.7		V		3
Output high short circuit pulsed current	IO+	1.4	1.9		A	VO = 0V, PW ≤ 10 µs	3
Output low short circuit pulsed current	IO-	1.8	2.3		A	VO = 15V, PW ≤ 10 µs	3

CAD (KiCad official)

Symbol: IR21814STRPBF
Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
3D model: SOIC-14 (KiCad packages3D, STEP)
3D model files: ir21814strpbf-etched.step / ir21814strpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ir21814strpbf.step / ir21814strpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Infineon Technologies datasheet (21 pp, sha256 c566e9e337a4884f, retrieved 2026-10-18, tier: lcsc)
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF