main
History Download
Ray Publish 0.1.0 7f7b535 8d ago

IR2127STRPBF

Infineon Technologies · Gate Drivers · SOIC-8

IR2127STRPBF from Infineon Technologies, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Logic and gate drive supply; recommended 10 to 20V, absolute maximum 25V.
2 IN input Logic input for gate driver output (HO), in phase with HO for IR2127/IR21271; 3.3V, 5V and 15V logic compatible, 0 to VCC.
3 FAULT output Open-drain, active-low output that indicates an over-current shutdown has occurred.
4 COM power_in Logic ground; all voltage ratings are referenced to COM.
5 VS power_in High side floating supply return; offset operational up to 600V.
6 CS input Current sense input to the current sense comparator; recommended VS to VS + 5V, threshold 180 to 320mV for IR2127.
7 HO output High side gate drive output for the N-channel MOSFET or IGBT, swinging between VS and VB.
8 VB power_in High side floating supply; absolute maximum 625V, recommended VS + 12 to VS + 20V for IR2127.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package SOIC-8
Category Motor Driver ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High Side Floating Supply Voltage VB -0.3 625 V 2
Logic Supply Voltage VCC -0.3 25 V 2
Logic Input Voltage VIN -0.3 V 2
FAULT Output Voltage VFLT -0.3 V 2
Allowable Offset Supply Voltage Transient dVs/dt 50 V/ns 2
Package Power Dissipation PD 0.625 W TA ≤ +25C, 8 Lead SOIC 2
Thermal Resistance, Junction to Ambient RthJA 200 C/W 8 Lead SOIC 2
Junction Temperature TJ 150 C 2
Storage Temperature TS -55 150 C 2
Lead Temperature (Soldering, 10 seconds) TL 300 C Soldering, 10 seconds 2
Logic Supply Voltage VCC 10 20 V 2
Logic Input Voltage VIN 0 V 2
FAULT Output Voltage VFLT 0 V 2
High Side Floating Offset Voltage VS 600 V 2
Ambient Temperature TA -40 125 C 2
Logic 1 Input Voltage (IR2127/IR21271) VIH 3 V 3
Logic 0 Input Voltage (IR2127/IR21271) VIL 0.8 V VCC = 10V to 20V, VIN = 0V or 5V 3
CS Input Positive Going Threshold (IR2127/IR2128) VCSTH+ 180 250 320 mV 3
High Level Output Voltage, VBIAS - VO VOH 100 mV IO = 0A 3
Low Level Output Voltage, VO VOL 100 mV IO = 0A 3
Offset Supply Leakage Current ILK 50 uA VB = VS = 600V 3
Quiescent VBS Supply Current IQBS 200 400 uA 3
Quiescent VCC Supply Current IQCC 60 120 uA 3
Logic 1 Input Bias Current IIN+ 7 15 uA VIN = 5V 3
Logic 0 Input Bias Current IIN- 1 uA VIN = 0V 3
High CS Bias Current ICS+ 1 uA VCS = 3V 3
VBS Supply Undervoltage Positive Going Threshold (IR2127/IR2128) VBSUV+ 8.8 10.3 11.8 V 3
VBS Supply Undervoltage Negative Going Threshold (IR2127/IR2128) VBSUV- 7.5 9 10.6 V 3
Output High Short Circuit Pulsed Current IO+ 200 250 mA VO = 0V, VIN = 5V PW ≤ 10 s 3
Output Low Short Circuit Pulsed Current IO- 420 500 mA VO = 15V, VIN = 0V PW ≤ 10 s 3
Turn-On Propagation Delay ton 200 250 ns VS = 0V 3
Turn-Off Propagation Delay toff 150 200 ns VS = 600V 3
Turn-On Rise Time tr 80 130 ns 3
Turn-Off Fall Time tf 40 65 ns 3
Start-Up Blanking Time tbl 500 700 900 ns 3
CS Shutdown Propagation Delay tcs 240 360 ns 3
CS to FAULT Pull-Up Propagation Delay tflt 340 510 ns 3

CAD (KiCad official)

  • Symbol: IR2127STRPBF
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ir2127strpbf-etched.step / ir2127strpbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ir2127strpbf.step / ir2127strpbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (16 pp, sha256 7a1a03dbfe906ade, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF