Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

IR2108PBF

Infineon Technologies · Gate Drive ICs · PDIP-8

IR2108PBF from Infineon Technologies, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Low side and logic fixed supply, recommended 10 V to 20 V, with an absolute maximum range of -0.3 V to 25 V referenced to COM.
2 HIN input Logic input for the high side gate driver output HO (in phase), referenced to COM, with VIH minimum 2.9 V and VIL maximum 0.8 V.
3 LIN input Logic input for the low side gate driver output LO (out of phase), referenced to COM, with VIH minimum 2.9 V and VIL maximum 0.8 V.
4 COM power_in Low side return and the reference for all absolute maximum voltage ratings and the HIN/LIN logic inputs.
5 LO output Low side gate driver output, swinging between 0 V and VCC.
6 VS power_in High side floating supply return, operating up to 600 V with logic operation down to -5 V and dVS/dt limited to 50 V/ns.
7 HO output High side gate driver output, swinging between VS and VB.
8 VB power_in High side floating supply, recommended VS + 10 V to VS + 20 V, with an absolute maximum of 625 V referenced to COM.

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package PDIP-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High side floating absolute voltage VB -0.3 625 V 2
Low side and logic fixed supply voltage VCC -0.3 25 V 2
Allowable offset supply voltage transient dVS/dt 50 V/ns 2
Package power dissipation (8 lead PDIP) PD 1 W TA ≤ +25C 2
Junction temperature TJ 150 C 2
Storage temperature TS -50 150 C 2
Lead temperature (soldering) TL 300 C soldering, 10 seconds 2
High side floating supply offset voltage VS 600 V Note 1 2
Low side and logic fixed supply voltage VCC 10 20 V 2
Low side output voltage VLO 0 V 2
Ambient temperature TA -40 125 C 2
Thermal resistance, junction to ambient (8 lead PDIP) RthJA 125 C/W 8 lead PDIP 2
Logic '1' input voltage for HIN & logic '0' for LIN VIH 2.9 V VCC = 10V to 20V 3
Logic '0' input voltage for HIN & logic '1' for LIN VIL 0.8 V VCC = 10V to 20V 3
High level output voltage, VBIAS - VO VOH 0.8 1.4 V IO = 20 mA 3
Low level output voltage, VO VOL 0.3 0.6 V IO = 20 mA 3
Offset supply leakage current ILK 50 µA VB = VS = 600V 3
Quiescent VBS supply current IQBS 20 75 130 µA VIN = 0V or 5V 3
Quiescent VCC supply current IQCC 0.4 1 1.6 mA VIN = 0V or 5V; RDT=0 3
Logic '1' input bias current IIN+ 5 20 µA HIN = 5V, LIN = 0V 3
Logic '0' input bias current IIN- 2 µA HIN = 0V, LIN = 5V 3
VCC and VBS supply undervoltage positive going threshold VCCUV+, VBSUV+ 8 8.9 9.8 V 3
VCC and VBS supply undervoltage negative going threshold VCCUV-, VBSUV- 7.4 8.2 9 V 3
VCC and VBS undervoltage hysteresis VCCUVH, VBSUVH 0.3 0.7 V 3
Output high short circuit pulsed current IO+ 120 200 mA VO = 0V, PW ≤ 10 µs 3
Output low short circuit pulsed current IO- 250 350 mA VO = 15V, PW ≤ 10 µs 3
Turn-on propagation delay ton 220 300 ns VS = 0V 3
Turn-off propagation delay toff 200 280 ns VS = 0V or 600V 3
Delay matching /ton - toff/ MT 0 30 ns 3
Turn-on rise time tr 150 220 ns VS = 0V 3
Turn-off fall time tf 50 80 ns VS = 0V 3
Deadtime: LO turn-off to HO turn-on (DTLO-HO) and HO turn-off to LO turn-on (DTHO-LO) DT 400 540 680 ns RDT= 0 3
Deadtime matching /DTLO-HO - DTHO-LO/ MDT 0 60 ns RDT=0 3

CAD (KiCad official)

  • Symbol: IR2108PBF
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: ir2108pbf-etched.step / ir2108pbf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ir2108pbf.step / ir2108pbf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (23 pp, sha256 62eb2503d17ec93d, retrieved 2026-10-31, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF