component
IR1161LTRPBF
Public Made by Adomby adom
Infineon Technologies AC-DC Controllers And Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 14d ago |
| viewers | 14d ago |
| ir1161ltrpbf-etched.glb | 14d ago |
| ir1161ltrpbf-etched.step | 14d ago |
| ir1161ltrpbf-hero.glb | 14d ago |
| ir1161ltrpbf-hero.overlay.json | 14d ago |
| ir1161ltrpbf.glb | 14d ago |
| ir1161ltrpbf.kicad_mod | 14d ago |
| ir1161ltrpbf.kicad_sym | 14d ago |
| ir1161ltrpbf.lbr | 14d ago |
| ir1161ltrpbf.step | 14d ago |
| package.json | 14d ago |
| page.json | 14d ago |
| README.md | 14d ago |
IR1161LTRPBF
Infineon Technologies · AC-DC Controllers And Regulators · SOT-23-5
IR1161LTRPBF from Infineon Technologies, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Supply voltage pin monitored by the UVLO circuit, with a recommended operating range of 4.75 V to 18 V and an internal clamp at 20 V. |
| 2 | GND | power_in | IC ground reference, connected to the SR MOSFET source. |
| 3 | MOT | input | Minimum On Time programming input, set by an external resistor (5 kΩ to 100 kΩ recommended) connected to GND. |
| 4 | VD | input | High-voltage FET drain sense input rated for up to 200 V, with a -3 V negative spike allowed only for widths of 100 ns or less. |
| 5 | GATE | output | Gate drive output with 1 A peak source and 2.5 A peak sink capability, where a minimal gate resistor is recommended. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Infineon Technologies |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VCC Supply Voltage | VCC | -0.3 | 20 | V | 4 | ||
| VD Cont. Drain Sense Voltage | VD | -1 | 200 | V | 4 | ||
| VD Pulse Drain Sense Voltage | VD | -3 | 200 | V | 4 | ||
| MOT Voltage | VMOT | -0.3 | 3.5 | V | 4 | ||
| Gate Voltage | VGATE | -0.3 | V | VCC=18V, Gate off | 4 | ||
| Operating Junction Temperature | TJ | -40 | 150 | °C | 4 | ||
| Storage Temperature | TS | -55 | 150 | °C | 4 | ||
| Thermal Resistance | RθJA | 212 | °C/W | 4 | |||
| Package Power Dissipation | PD | 590 | mW | TAMB=25°C | 4 | ||
| VCC Supply voltage | VCC | 4.75 | 18 | V | 4 | ||
| Drain Sense Voltage | VD | -3 | 200 | V | VD -3V negative spike width ≤100ns | 4 | |
| Junction Temperature | TJ | -40 | 125 | °C | 4 | ||
| Switching Frequency | Fsw | 500 | kHz | 4 | |||
| MOT pin resistor value | RMOT | 5 | 100 | kΩ | 4 | ||
| VCC decoupling capacitor value | CVCC | 1 | µF | 4 | |||
| VCC Supply Voltage Operating Range | VCC | 4.75 | 18 | V | 5 | ||
| VCC Turn On Threshold | VCC ON | 4.25 | 4.5 | 4.75 | V | 5 | |
| VCC Turn Off Threshold (Under Voltage Lock Out) | VCC UVLO | 4.15 | 4.4 | 4.65 | V | 5 | |
| Operating Current | ICC | 5 | 8 | mA | CLOAD=1nF, fSW=300kHz | 5 | |
| Quiescent Current | IQCC | 0.65 | 1.1 | mA | RMOT=50k | 5 | |
| Start-up Current | ICC START | 10 | 50 | µA | VCC= VCC ON - 0.1V | 5 | |
| Turn-off Threshold | VTH1 | -8 | -4 | 0 | mV | VCC=5V to 15V | 5 |
| Turn-on Threshold | VTH2 | -263 | -230 | -197 | mV | 5 | |
| Input Bias Current | IIBIAS1 | -10 | -7.5 | µA | VD=-50mV | 5 | |
| Input Bias Current | IIBIAS2 | 7 | 30 | µA | VD=200V | 5 | |
| Blanking Pulse Duration | tBLANK | 8 | 13 | 24 | µs | 5 | |
| Reset Threshold | VTH3 | 1.06 | 1.18 | 1.31 | V | 5 | |
| Minimum On Time | TONmin | 80 | 100 | 120 | ns | RMOT=5k | 5 |
| Minimum On Time | TONmin | 400 | 500 | 600 | ns | RMOT=24k | 5 |
| Minimum On Time | TONmin | 0.8 | 1 | 1.2 | µs | RMOT=50k | 5 |
| Gate Low Voltage | VGLO | 0.2 | 0.4 | V | IGATE=100mA, VCC=12V | 6 | |
| Gate High Voltage | VGTH | 11.5 | 11.9 | V | VCC=12V, IGATE=5mA | 6 | |
| Gate High Voltage | VGTH | 4.5 | 4.9 | V | VCC=5V, IGATE=5mA | 6 | |
| Turn on Propagation Delay | tDon | 60 | 90 | ns | VDS to VGATE, VDS goes down from 6V to -1V | 6 | |
| Turn off Propagation Delay | tDoff | 50 | 60 | ns | VDS to VGATE, VDS goes up from -1V to 6V | 6 |
CAD (KiCad official)
- Symbol:
IR1161LTRPBF - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
ir1161ltrpbf-etched.step/ir1161ltrpbf-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ir1161ltrpbf.step/ir1161ltrpbf.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Infineon Technologies datasheet (26 pp, sha256
676fb529647d31c3, retrieved 2026-10-20, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).