component
IPS4260LTR
Public Made by Adomby adom
STMicroelectronics Power Distribution Switches, HTSSOP-20-EP. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownIPS4260LTR
STMicroelectronics · Power Distribution Switches · HTSSOP-20-EP
IPS4260LTR from STMicroelectronics, in a HTSSOP-20-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PGND | power_in | Integrated power switch ground; internally connected to source of integrated switches (pins 1, 2, 19, 20). |
| 2 | PGND | power_in | Integrated power switch ground; internally connected to source of integrated switches (pins 1, 2, 19, 20). |
| 3 | VZ | output | Load clamp voltage pin; must be shorted to pin 18 and connected to supply rail or external Zener/TVS diode for overvoltage clamping (55 V max). |
| 4 | IN1 | tri_state | Channel 1 logic input with open drain cut-off/thermal shutdown diagnostic; VIL 0.8 V, VIH 2.0 V, VIN max 5.5 V. |
| 5 | IN2 | tri_state | Channel 2 logic input with open drain cut-off/thermal shutdown diagnostic; VIL 0.8 V, VIH 2.0 V, VIN max 5.5 V. |
| 6 | IN3 | tri_state | Channel 3 logic input with open drain cut-off/thermal shutdown diagnostic; VIL 0.8 V, VIH 2.0 V, VIN max 5.5 V. |
| 7 | IN4 | tri_state | Channel 4 logic input with open drain cut-off/thermal shutdown diagnostic; VIL 0.8 V, VIH 2.0 V, VIN max 5.5 V. |
| 8 | SGND | power_in | Logic interface block ground with exposed pad; must be shorted to PGND on application board to minimize switching noise. |
| 9 | OL | tri_state | Open drain common diagnostic output for open load detection; active low when enabled with external pull-down resistor (VOL 0.1 V @ 5 mA). |
| 10 | FLT | tri_state | Open drain common diagnostic output for thermal shutdown and cut-off protection; active low during fault (VFAULT 0.1 V @ 5 mA). |
| 11 | CoD | input | Cut-off delay programming input; connect 60-240 kΩ resistor to SGND to set delay or short to SGND to disable cut-off protection (VCOD max 5.5 V). |
| 12 | ILIM | input | Current limit threshold programming input; connect resistor to SGND per formula ILIM = 60/RILIM[kΩ] for 30-120 kΩ range (VILIM max 5.5 V). |
| 13 | VCC | power_in | Supply voltage input; 8-50 V recommended operating range, 55 V absolute maximum. |
| 14 | LOAD4 | output | Channel 4 low-side power switch output for load connection to supply rail; integrates catch diode and thermal/current limiting protection (55 V max). |
| 15 | LOAD3 | output | Channel 3 low-side power switch output for load connection to supply rail; integrates catch diode and thermal/current limiting protection (55 V max). |
| 16 | LOAD2 | output | Channel 2 low-side power switch output for load connection to supply rail; integrates catch diode and thermal/current limiting protection (55 V max). |
| 17 | LOAD1 | output | Channel 1 low-side power switch output for load connection to supply rail; integrates catch diode and thermal/current limiting protection (55 V max). |
| 18 | VZ | output | Load clamp voltage pin; must be shorted to pin 3 and connected to supply rail or external Zener/TVS diode for overvoltage clamping (55 V max). |
| 19 | PGND | power_in | Integrated power switch ground; internally connected to source of integrated switches (pins 1, 2, 19, 20). |
| 20 | PGND | power_in | Integrated power switch ground; internally connected to source of integrated switches (pins 1, 2, 19, 20). |
| 21 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | HTSSOP-20-EP |
| Category | Power Management (PMIC) |
| Pins | 21 |
CAD (KiCad official)
- Symbol:
IPS4260LTR - Footprint:
Package_SO:TSSOP-20-1EP_4.4x6.5mm_P0.65mm_EP2.15x3.35mm - 3D model: HTSSOP-20-EP (KiCad packages3D, STEP)
- 3D model files:
ips4260ltr-etched.step/ips4260ltr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ips4260ltr.step/ips4260ltr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (28 pp, sha256
5455c0377292d727, retrieved 2026-10-01, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).