Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

IPF014N08NF2SATMA1

Infineon Technologies · MOSFETs · TO-263-7

IPF014N08NF2SATMA1 from Infineon Technologies, in a TO-263-7. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Gate input Gate terminal of the N-channel MOSFET; VGS rated -20 V to 20 V with threshold of 2.2 V min to 3.8 V max.
2 Source passive Source terminal, connected in parallel with pins 3, 5, 6 and 7; continuous drain current up to 282 A at VGS=10 V, TC=25°C.
3 Source passive Source terminal, connected in parallel with pins 2, 5, 6 and 7; continuous drain current up to 282 A at VGS=10 V, TC=25°C.
4 Drain passive Drain terminal (also the tab) with VDS of 80 V and RDS(on) max 1.4 mΩ at VGS=10 V.
5 Source passive Source terminal, connected in parallel with pins 2, 3, 6 and 7; continuous drain current up to 282 A at VGS=10 V, TC=25°C.
6 Source passive Source terminal, connected in parallel with pins 2, 3, 5 and 7; continuous drain current up to 282 A at VGS=10 V, TC=25°C.
7 Source passive Source terminal, connected in parallel with pins 2, 3, 5 and 6; continuous drain current up to 282 A at VGS=10 V, TC=25°C.
8 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Infineon Technologies
Package TO-263-7
Category Triode/MOS Tube/Transistor
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-source breakdown voltage V(BR)DSS 80 V VGS=0V,ID=1mA 4
Gate threshold voltage VGS(th) 2.2 3 3.8 V VDS=VGS,ID=267µA 4
Zero gate voltage drain current IDSS 0.1 1 µA VDS=80V,VGS=0V,Tj=25°C 4
Zero gate voltage drain current IDSS 10 100 µA VDS=80V,VGS=0V,Tj=125°C 4
Gate-source leakage current IGSS 10 100 nA VGS=20V,VDS=0V 4
Drain-source on-state resistance RDS(on) 1.2 1.4 mΩ VGS=10V,ID=100A 4
Drain-source on-state resistance RDS(on) 1.5 1.9 mΩ VGS=6V,ID=50A 4
Transconductance gfs 128 S /VDS/≥2/ID/RDS(on)max,ID=100A 4
Gate charge total Qg 170 255 nC VDD=40V,ID=100A,VGS=0to10V 4
Diode continuous forward current IS 200 A TC=25°C 5
Diode pulse current IS,pulse 1128 A TC=25°C 5
Diode forward voltage VSD 0.86 1.2 V VGS=0V,IF=100A,Tj=25°C 5
Continuous drain current ID 282 A VGS=10V,TC=25°C 3
Continuous drain current ID 216 A VGS=10V,TC=100°C 3
Continuous drain current ID 202 A VGS=6V,TC=100°C 3
Continuous drain current ID 37 A VGS=10V,TA=25°C,RthJA=40°C/W 3
Pulsed drain current ID,pulse 1128 A TA=25°C 3
Avalanche energy, single pulse EAS 1125 mJ ID=100A,RGS=25Ω 3
Gate source voltage VGS -20 20 V 3
Power dissipation Ptot 300 W TC=25°C 3
Power dissipation Ptot 3.8 W TA=25°C,RthJA=40°C/W 3
Operating and storage temperature Tj,Tstg -55 175 °C 3
Thermal resistance, junction - case RthJC 0.5 °C/W 3
Thermal resistance, junction - ambient, 6 cm² cooling area RthJA 40 °C/W 6 cm² cooling area 3
Thermal resistance, junction - ambient, minimal footprint RthJA 62 °C/W minimal footprint 3
Gate resistance RG 1.4 Ω 4
Input capacitance Ciss 12000 pF VGS=0V,VDS=40V,f=1MHz 4
Output capacitance Coss 1900 pF VGS=0V,VDS=40V,f=1MHz 4
Reverse transfer capacitance Crss 83 pF VGS=0V,VDS=40V,f=1MHz 4
Turn-on delay time td(on) 25 ns VDD=40V,VGS=10V,ID=100A, RG,ext=1.6Ω 4
Rise time tr 72 ns VDD=40V,VGS=10V,ID=100A, RG,ext=1.6Ω 4
Turn-off delay time td(off) 72 ns VDD=40V,VGS=10V,ID=100A, RG,ext=1.6Ω 4
Fall time tf 44 ns VDD=40V,VGS=10V,ID=100A, RG,ext=1.6Ω 4
Gate to source charge Qgs 53 nC VDD=40V,ID=100A,VGS=0to10V 4
Gate charge at threshold Qg(th) 36 nC VDD=40V,ID=100A,VGS=0to10V 4
Gate to drain charge Qgd 35 nC VDD=40V,ID=100A,VGS=0to10V 4
Switching charge Qsw 53 nC VDD=40V,ID=100A,VGS=0to10V 4
Gate plateau voltage Vplateau 4.4 V VDD=40V,ID=100A,VGS=0to10V 4
Gate charge total, sync. FET Qg(sync) 147 nC VDS=0.1V,VGS=0to10V 4
Output charge Qoss 199 nC VDS=40V,VGS=0V 4
Reverse recovery time trr 48 ns VR=40V,IF=100A,diF/dt=500A/µs 5
Reverse recovery charge Qrr 383 nC VR=40V,IF=100A,diF/dt=500A/µs 5

CAD (KiCad official)

  • Symbol: IPF014N08NF2SATMA1
  • Footprint: Package_TO_SOT_SMD:TO-263-7_TabPin8
  • 3D model: TO-263-7 (KiCad packages3D, STEP)
  • 3D model files: ipf014n08nf2satma1-etched.step / ipf014n08nf2satma1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ipf014n08nf2satma1.step / ipf014n08nf2satma1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Infineon Technologies datasheet (11 pp, sha256 2480ab83da7b1eb1, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF