main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers ipd096n08n3g-vb: viewers · Ray 8d ago
ipd096n08n3g-vb-etched.glb Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb-etched.step ipd096n08n3g-vb: factory component page (tier=lcsc) · Ray 8d ago
ipd096n08n3g-vb-hero.glb ipd096n08n3g-vb: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
ipd096n08n3g-vb-hero.overlay.json Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb.glb Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb.kicad_mod Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb.kicad_sym Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb.lbr Publish 0.1.0 · Ray 8d ago
ipd096n08n3g-vb.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago
verification.json Verified: Published by the parts factory: tier lcsc, 3 pins · Ray 8d ago

IPD096N08N3G-VB

VBsemi Elec · MOSFETs · TO-252

IPD096N08N3G-VB from VBsemi Elec, in a TO-252. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; absolute maximum gate-source voltage is ±20 V, with a gate-source threshold of 2.5 V min to 4.0 V max at ID = 250 µA.
2 D passive Drain (center lead and mounting tab); drain-source voltage is rated at 80 V, with continuous drain current of 75 A at TC = 25 °C (package limited) and pulsed drain current of 150 A.
3 S passive Source; continuous source-drain body diode current is 75 A at TC = 25 °C, with a pulsed diode current of 150 A.

Key specifications

Parameter Value
Manufacturer VBsemi Elec
Package TO-252
Category Transistors/Thyristors
Pins 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper d. The TO-220 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cann 1

CAD (KiCad official)

  • Symbol: IPD096N08N3G-VB
  • Footprint: Package_TO_SOT_SMD:TO-252-2
  • 3D model: TO-252 (KiCad packages3D, STEP)
  • 3D model files: ipd096n08n3g-vb-etched.step / ipd096n08n3g-vb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ipd096n08n3g-vb.step / ipd096n08n3g-vb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: VBsemi Elec datasheet (9 pp, sha256 a8ba2c95770d2dd4, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF