component
IP6520T_30W_PPS
Public Made by Adomby adom
INJOINIC Battery Management, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownIP6520T_30W_PPS
INJOINIC · Battery Management · ESOP-8
IP6520T_30W_PPS from INJOINIC, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUT | input | Output voltage feedback pin; absolute maximum -0.3 to 20 V, and the regulated output range is 3 V to 12 V. |
| 2 | VIN | power_in | Input voltage pin; recommended input is 7.3 V to 32 V (absolute maximum 40 V), and a filter ceramic capacitor must be placed close to the IC. |
| 3 | SW | output | Power switch node that connects to the external inductor; absolute maximum -0.3 to 40 V. |
| 4 | BST | passive | Bootstrap pin that supplies the high-side gate drive; the bootstrap capacitor must be placed close to the BST and SW pins. |
| 5 | DM | bidirectional | USB D- signal connected to the DM line of the USB connector; absolute maximum -0.3 to 6 V, and DP/DM overvoltage protection trips above 4.5 V. |
| 6 | DP | bidirectional | USB D+ signal connected to the DP line of the USB connector; absolute maximum -0.3 to 6 V, and DP/DM overvoltage protection trips above 4.5 V. |
| 7 | CC1 | bidirectional | Type-C detection pin CC1; absolute maximum -0.3 to 15 V, and CC overvoltage protection trips above 6.0 V. |
| 8 | CC2 | bidirectional | Type-C detection pin CC2; absolute maximum -0.3 to 15 V, and CC overvoltage protection trips above 6.0 V. |
| 9 | PGND | power_in | Power ground and heat-sink ground on the exposed pad, which must make good contact with the PCB PGND plane. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | INJOINIC |
| Package | ESOP-8 |
| Category | Power Management (PMIC) |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
IP6520T_30W_PPS - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm - 3D model: ESOP-8 (KiCad packages3D, STEP)
- 3D model files:
ip6520t-30w-pps-etched.step/ip6520t-30w-pps-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ip6520t-30w-pps.step/ip6520t-30w-pps.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: INJOINIC datasheet (18 pp, sha256
73bb1f7645bf2ff5, retrieved 2026-10-09, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).