component
IP4234CZ6
Public Made by Adomby adom
Nexperia ESD And Surge Protection (TVS/ESD), TSOP-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
IP4234CZ6
Nexperia · ESD And Surge Protection (TVS/ESD) · TSOP-6
IP4234CZ6 from Nexperia, in a TSOP-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I/O channel 1 | passive | ESD protection I/O channel 1 (rail-to-rail π-filter diode path) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 2 | GND | power_in | Ground reference pin; the input voltage limit is stated relative to GND as GND − 0.5 V minimum to +5.5 V maximum. |
| 3 | I/O channel 1 | passive | ESD protection I/O channel 1 (second terminal of channel 1) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 4 | I/O channel 2 | passive | ESD protection I/O channel 2 with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 5 | VCC | power_in | Supply voltage pin tied to the integrated Zener diode (pin 5 to pin 2), with 6 V to 9 V breakdown at 1 mA and 40 pF typical capacitance to ground. |
| 6 | I/O channel 2 | passive | ESD protection I/O channel 2 (second terminal of channel 2) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | TSOP-6 |
| Category | Circuit Protection |
| Pins | 6 |
CAD (KiCad official)
- Symbol:
IP4234CZ6 - Footprint:
Package_SO:TSOP-6_1.65x3.05mm_P0.95mm - 3D model: TSOP-6 (KiCad packages3D, STEP)
- 3D model files:
ip4234cz6-etched.step/ip4234cz6-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ip4234cz6.step/ip4234cz6.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (11 pp, sha256
8cec42d1da0b7bb8, retrieved 2026-10-09, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# IP4234CZ6
**Nexperia** · ESD And Surge Protection (TVS/ESD) · TSOP-6
IP4234CZ6 from Nexperia, in a TSOP-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I/O channel 1 | passive | ESD protection I/O channel 1 (rail-to-rail π-filter diode path) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 2 | GND | power_in | Ground reference pin; the input voltage limit is stated relative to GND as GND − 0.5 V minimum to +5.5 V maximum. |
| 3 | I/O channel 1 | passive | ESD protection I/O channel 1 (second terminal of channel 1) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 4 | I/O channel 2 | passive | ESD protection I/O channel 2 with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
| 5 | VCC | power_in | Supply voltage pin tied to the integrated Zener diode (pin 5 to pin 2), with 6 V to 9 V breakdown at 1 mA and 40 pF typical capacitance to ground. |
| 6 | I/O channel 2 | passive | ESD protection I/O channel 2 (second terminal of channel 2) with 3.1 pF typical and 3.8 pF maximum capacitance to ground, and 100 nA maximum reverse leakage at VI = 3.0 V, protecting to ±8 kV contact discharge per IEC 61000-4-2 level 4. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | TSOP-6 |
| Category | Circuit Protection |
| Pins | 6 |
## CAD (KiCad official)
- Symbol: `IP4234CZ6`
- Footprint: `Package_SO:TSOP-6_1.65x3.05mm_P0.95mm`
- 3D model: TSOP-6 (KiCad packages3D, STEP)
- 3D model files: `ip4234cz6-etched.step` / `ip4234cz6-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ip4234cz6.step` / `ip4234cz6.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Nexperia datasheet](https://assets.nexperia.com/documents/data-sheet/IP4234CZ6.pdf) (11 pp, sha256 `8cec42d1da0b7bb8`, retrieved 2026-10-09, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ip4234cz6-datasheet.pdf)