main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1mo ago
viewers ip2709-bf20wp: viewers · Ray 1mo ago
ip2709-bf20wp-etched.glb ip2709-bf20wp: factory component page (tier=lcsc) · Ray 1mo ago
ip2709-bf20wp-etched.step ip2709-bf20wp: factory component page (tier=lcsc) · Ray 1mo ago
ip2709-bf20wp-hero.glb ip2709-bf20wp: hero GLB from the etched model (keeps the MPN mark) · Ray 1mo ago
ip2709-bf20wp-hero.overlay.json Publish 0.1.0 · Ray 1mo ago
ip2709-bf20wp.glb Publish 0.1.0 · Ray 1mo ago
ip2709-bf20wp.kicad_mod Publish 0.1.0 · Ray 1mo ago
ip2709-bf20wp.kicad_sym Publish 0.1.0 · Ray 1mo ago
ip2709-bf20wp.lbr Publish 0.1.0 · Ray 1mo ago
ip2709-bf20wp.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json Set visibility: public · Ray 1mo ago
README.md Publish 0.1.0 · Ray 1mo ago

IP2709_BF20WP

INJOINIC · Battery Management · QFN-24(4x4)

IP2709_BF20WP from INJOINIC, in a QFN-24(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_out Internal supply output from the LDO (2.5 to 3.3 V per the block diagram) that requires an external 2.2 uF capacitor.
2 CMPV input CC loop feedback terminal for optocoupler-mode regulation, with its CMPV compensation network matched to the front-end power supply.
3 SDA/CMPI bidirectional I2C bus data line in I2C mode; in FB divider mode it is the CC loop feedback terminal, with the CMPI compensation network connected to FB.
4 SCK output I2C bus clock from the integrated I2C master interface used to control a compatible front-end power supply.
5 FB output Feedback loop drive output connected to the reference input of the external power supply error amplifier to set output voltage; FB sinks about 40 uA at 9 V and about 70 uA at 12 V output, and neither sources nor sinks at 5 V.
6 PLUGA input USB-A port plug-in detection input that detects load insertion, with the series resistor value affecting detection sensitivity.
7 IO1 bidirectional General-purpose I/O (GPIO1) with VIH of 0.7VCC minimum, VIL of 0.3VCC maximum, VOH of VCC and VOL of GND.
8 CSPA input Positive current-sense input for the USB-A port, used with an external 5 mOhm sense resistor.
9 CSNA input Negative current-sense input for the USB-A port, used with an external 5 mOhm sense resistor.
10 CSN input Negative current-sense input for the TYPE-C port, used with an external 10 mOhm sense resistor in single-port fast-charge mode.
11 CSP input Positive current-sense input for the TYPE-C port, used with an external 10 mOhm sense resistor in single-port fast-charge mode.
12 DPA bidirectional USB-A D+ (DP) data line connection used for fast-charge protocol and BC1.2/Apple/Samsung detection.
13 DMA bidirectional USB-A D- (DM) data line connection used for fast-charge protocol and BC1.2/Apple/Samsung detection.
14 CC2 bidirectional Type-C CC2 detection pin, rated to 30 V absolute maximum.
15 DPC bidirectional TYPE-C D+ (DP) data line connection used for fast-charge protocol detection.
16 DMC bidirectional TYPE-C D- (DM) data line connection; DP/DM absolute maximum is -0.3 V to 25 V.
17 CC1 bidirectional Type-C CC1 detection pin, rated to 30 V absolute maximum.
18 GND power_in Ground pin.
19 NTC input Temperature sense input that sources 20 uA into an NTC thermistor (100 kOhm at 25 C in the reference design); tie a 51 kOhm resistor to GND if the NTC function is not used.
20 VOUT2 input USB-A port output voltage detection pin for the discharge output.
21 VOUT2G output Gate drive output for the USB-A external NMOS power switch; recommended NMOS Vds rating is 30 V or higher.
22 VOUT1 input TYPE-C port output voltage detection pin for the discharge output.
23 VOUT1G output Gate drive output for the TYPE-C external NMOS power switch; recommended NMOS Vds rating is 30 V or higher.
24 VIN power_in Power input pin with recommended operating input of 3 V to 15 V and absolute maximum of -0.3 V to 18 V.
25 EPAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer INJOINIC
Package QFN-24(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: IP2709_BF20WP
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: QFN-24(4x4) (KiCad packages3D, STEP)
  • 3D model files: ip2709-bf20wp-etched.step / ip2709-bf20wp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ip2709-bf20wp.step / ip2709-bf20wp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: INJOINIC datasheet (18 pp, sha256 5ed3ef7183e65a83, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF