Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

INA826AIDR

Texas Instruments · Instrumentation OpAmps · SOIC-8

INA826AIDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 -IN input Negative (inverting) differential input to the instrumentation amplifier. Input common-mode range includes V- and is protected to ±40 V.
2 RG passive Gain-setting pin. Connect an external resistor R_G between pin 2 and pin 3 to set the gain per G = 1 + 49.4 kΩ / R_G. Leave open for G = 1.
3 RG passive Gain-setting pin. Connect an external resistor R_G between pin 2 and pin 3 to set the gain per G = 1 + 49.4 kΩ / R_G. Leave open for G = 1.
4 +IN input Positive (noninverting) differential input to the instrumentation amplifier. Input common-mode range includes V- and is protected to ±40 V.
5 -VS power_in Negative supply rail. Connect to GND for single-supply operation (V+ = 3 V to 36 V) or to a negative rail for dual-supply operation (±1.5 V to ±18 V). Bypass with 0.1 µF to ground.
6 REF input Reference input that sets the output zero level (V_O = G × (V_IN+ − V_IN−) + V_REF). Must be driven by a low-impedance source; range −20 V to +20 V relative to ground.
7 VOUT output Rail-to-rail amplifier output. Drives loads referenced to REF; short-circuit protected (short to V_S/2).
8 +VS power_in Positive supply rail. 3 V to 36 V single-supply or +1.5 V to +18 V dual-supply. Bypass with 0.1 µF to ground close to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • INA826AIDR
  • INA826AIDRIDGKR
  • INA826AIDRIDGK
  • INA826AIDRGR
  • INA826AIDRG

CAD (KiCad official)

  • Symbol: INA826AIDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ina826aidr-etched.step / ina826aidr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ina826aidr.step / ina826aidr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 5f68e2622e9dc460, retrieved 2026-08-17, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF