main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18h ago
viewers ina500bidckr: viewers · Ray 18h ago
ina500bidckr-etched.glb Publish 0.1.0 · Ray 18h ago
ina500bidckr-etched.step ina500bidckr: factory component page (tier=lcsc) · Ray 18h ago
ina500bidckr-hero.glb ina500bidckr: hero GLB from the etched model (keeps the MPN mark) · Ray 18h ago
ina500bidckr-hero.overlay.json Publish 0.1.0 · Ray 18h ago
ina500bidckr.glb Publish 0.1.0 · Ray 18h ago
ina500bidckr.kicad_mod Publish 0.1.0 · Ray 18h ago
ina500bidckr.kicad_sym Publish 0.1.0 · Ray 18h ago
ina500bidckr.lbr Publish 0.1.0 · Ray 18h ago
ina500bidckr.step Publish 0.1.0 · Ray 18h ago
package.json Publish 0.1.0 · Ray 18h ago
page.json Set visibility: public · Ray 18h ago
README.md Publish 0.1.0 · Ray 18h ago

INA500BIDCKR

TI(德州仪器) · IC · SC-70-6

INA500BIDCKR from TI(德州仪器), in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN+ input Positive (non-inverting) input of the difference amplifier, with input impedance >1MΩ.
2 V- power_in Negative supply; single-supply range 1.7V to 5.5V (±0.85V to ±2.75V dual) between V+ and V-.
3 IN- input Negative (inverting) input of the difference amplifier, with input impedance >1MΩ.
4 OUT output Amplifier output, developed with respect to the REF pin voltage.
5 REF input Reference input that sets the output voltage level; connect to ground in dual-supply operation or to a buffered mid-supply voltage in single-supply operation.
6 V+ power_in Positive supply; use a 0.1µF low-ESR ceramic bypass capacitor placed close to the pin.

Key specifications

Parameter Value
Manufacturer TI(德州仪器)
Package SC-70-6
Category
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Offset voltage, RTO VOSO -2.6 0.5 2.6 mV VS = 5.5V, TA = 25°C 7
Offset voltage over T, RTO VOSO -2.7 2.7 mV VS = 5.5V, TA = -40°C to 125°C 7
Offset temp drift, RTO 1.4 6.6 µV/°C VS = 5.5V, TA = -40°C to 125°C 7
Power-supply rejection ratio PSRR 40 150 µV/V VS = 1.7V to 5.5V, TA = 25°C 7
CMRR, High CMRR region CMRR DC 77 89 dB VS = 5.5V, VREF = VMID, VCM = [3*(V-), 2*(VREF)] to [3*(V+), 2*(VREF), 2.1] 7
CMRR, Rail-to-Rail region CMRR DC 62 79 dB VS = 5.5V, VREF = VMID, VCM = [3*(V-), 2*(VREF)] to [3*(V+), 2*(VREF)] 7
Gain error GE -0.075 0.003 0.075 % VREF = VMID, VO = (V-) + 0.1V to (V+), 0.1V 7
Positive rail headroom VOH 10 25 mV RL = 10kΩ to VMID 7
Negative rail headroom VOL 8 20 mV RL = 10kΩ to VMID 7
Reference gain error REF-GE -0.025 0.002 0.025 % VS = 5.5V 8
Quiescent current IQ 14 19 µA VS = 5.5V 8
Quiescent current over temperature IQ 20 µA VS = 5.5V, TA = -40°C to 125°C 8
Quiescent current IQ 15 µA VS = 1.7V 8
Gain drift vs temperature 1 ppm/°C G = 0.5, TA = -40°C to 125°C (printed ±1) 7
Differential input resistance RIN-DM 2880 kΩ 7
Common-mode input resistance RIN-CM 1080 kΩ 7
Output voltage noise density eNI 200 nV/√Hz f = 1kHz 7
Output voltage noise ENI 7.5 µVPP fB = 0.1Hz to 10Hz 7
Load capacitance drive CL 120 pF VO = 100mV step, Overshoot < 20% 7
Closed-loop output impedance ZO 165 Ω f = 10kHz 7
Short-circuit current ISC 35 mA VS = 5.5V (printed ±35) 7
Bandwidth, -3dB BW 135 kHz VIN = 10mVpk-pk 7
Slew rate SR 0.18 V/µs VS = 5V, VO = 2V step 7
Supply voltage, single supply VS 1.7 5.5 V Single-supply 4
Supply voltage, dual supply VS -0.85 2.75 V Dual-supply, printed ±0.85 to ±2.75 4
Bypass capacitor CBYP 0.1 µF On power supply pins 4
Specified temperature -40 125 °C 4
Supply voltage, single supply VS 6 V Single Supply 4
Supply voltage, dual supply VS 3 V Dual Supply, printed ±3 4
Signal input pins current -10 10 mA 4
Operating temperature TA -55 150 °C 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Junction-to-ambient thermal resistance RθJA 200.2 °C/W DCK (SC70) 6 pins 4
Junction-to-case (top) thermal resistance RθJC(top) 127.6 °C/W DCK (SC70) 6 pins 4
Junction-to-board thermal resistance RθJB 59.6 °C/W DCK (SC70) 6 pins 4
Junction-to-top characterization parameter ψJT 42.6 °C/W DCK (SC70) 6 pins 4
Junction-to-board characterization parameter ψJB 59.4 °C/W DCK (SC70) 6 pins 4

CAD (KiCad official)

  • Symbol: INA500BIDCKR
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: ina500bidckr-etched.step / ina500bidckr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ina500bidckr.step / ina500bidckr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TI(德州仪器) datasheet (51 pp, sha256 c1a221a1c38b5798, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF