Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

INA214AIDCKRG4

Texas Instruments · Current Sense Amplifiers · SC-70-6

INA214AIDCKRG4 from Texas Instruments, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REF input Reference voltage input, 0 V to V+, which sets the reference level of the output.
2 GND power_in Analog ground.
3 V+ power_in Power supply, 2.7 V to 26 V.
4 IN+ input Analog input that connects to the supply side of the shunt resistor.
5 IN- input Analog input that connects to the load side of the shunt resistor.
6 OUT output Analog output carrying the output voltage.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-6
Category Amplifiers/Comparators
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Common-mode input range, Version A VCM -0.3 26 V TA = -40°C to +125°C 6
Operating voltage range VS 2.7 26 V TA = -40°C to +125°C 7
Quiescent current IQ 65 100 µA VSENSE = 0 mV 7
Quiescent current over temperature IQ 115 µA TA = -40°C to +125°C 7
Common-mode rejection ratio CMRR 105 140 dB VIN+ = 0 V to 26 V, VSENSE = 0 mV, TA = -40°C to +125°C 6
Offset voltage, RTI VO -60 1 60 µV VSENSE = 0 mV 6
RTI offset vs temperature dVOS/dT 0.1 0.5 µV/°C VSENSE = 0 mV, TA = -40°C to +125°C 6
RTI vs power supply ratio PSRR -10 0.1 10 µV/V VS = 2.7 V to 18 V, VIN+ = 18 V, VSENSE = 0 mV 6
Input bias current IIB 15 28 35 µA VSENSE = 0 mV 6
Input offset current IIO -0.02 0.02 µA VSENSE = 0 mV 6
Gain error (Versions A and B) EG -1 0.02 1 % VSENSE = -5 mV to 5 mV, TA = -40°C to +125°C (Versions A and B) 6
Gain error vs temperature 3 10 ppm/°C TA = -40°C to +125°C 6
Nonlinearity error -0.01 0.01 % VSENSE = -5 mV to 5 mV 6
Maximum capacitive load 1 nF No sustained oscillation 6
Swing to V+ power-supply rail -0.05 -0.2 V RL = 10 kΩ to GND, TA = -40°C to +125°C; printed relative to (V+) 6
Swing to GND 0.005 0.05 V RL = 10 kΩ to GND, TA = -40°C to +125°C; printed relative to GND 6
Specified temperature range -40 125 °C 7
Operating temperature range (electrical table) -55 150 °C 7
Thermal resistance, SC70 θJA 250 °C/W SC70 package (as printed in Electrical Characteristics table) 7
Supply voltage VS 26 V 4
Differential input voltage (VIN+), (VIN-) VIN+, VIN- -26 26 V 4
Common-mode input voltage (Version A), relative to GND VIN+, VIN- -0.3 26 V Version A, printed as GND, 0.3 minimum 4
REF input voltage, relative to GND VREF -0.3 V Maximum printed as (VS) + 0.3 V 4
Output voltage, relative to GND VOUT -0.3 V Maximum printed as (VS) + 0.3 V 4
Input current into any terminal 5 mA 4
Operating temperature -55 150 °C 4
Junction temperature 150 °C 4
Storage temperature Tstg -65 150 °C 4
Operating supply voltage VS 5 V 4
Common-mode input voltage VCM 12 V 4
Operating free-air temperature TA -40 125 °C 4
Junction-to-ambient thermal resistance, DCK (SC70) RθJA 227.3 °C/W DCK (SC70), 6 pins 5
Junction-to-case (top) thermal resistance, DCK (SC70) RθJC(top) 79.5 °C/W DCK (SC70), 6 pins 5
Junction-to-board thermal resistance, DCK (SC70) RθJB 72.1 °C/W DCK (SC70), 6 pins 5
Junction-to-top characterization parameter, DCK (SC70) ψJT 3.6 °C/W DCK (SC70), 6 pins 5
Junction-to-board characterization parameter, DCK (SC70) ψJB 70.4 °C/W DCK (SC70), 6 pins 5

CAD (KiCad official)

  • Symbol: INA214AIDCKRG4
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: ina214aidckrg4-etched.step / ina214aidckrg4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ina214aidckrg4.step / ina214aidckrg4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 72355270eb967757, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF