Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

INA210CQDCKRQ1

Texas Instruments · Current Sense Amplifiers · SC-70-6

INA210CQDCKRQ1 from Texas Instruments, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 REF input Reference voltage input, which must be set between 0 V and V+ to define the output level at zero differential input.
2 GND power_in Ground connection for the device.
3 V+ power_in Power supply input, specified from 2.7 V to 26 V.
4 IN+ input Connects to the power-supply side of the shunt resistor.
5 IN- input Connects to the load side of the shunt resistor.
6 OUT output Voltage output that carries the amplified shunt voltage, referenced to REF and limited by the V+ supply rail.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-6
Category Amplifiers/Comparators
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (recommended) VS 2.7 26 V 4
Junction temperature (recommended) TJ -40 125 °C 4
Common-mode input voltage (recommended, nominal) VCM 12 V 4
Supply voltage (absolute maximum) VS 28 V Voltage on V+ pin 4
Differential input voltage VDIF -28 28 V VDIF = (VIN+) – (VIN–) 4
Common-mode input voltage (absolute maximum, version B and C) VIN -0.1 28 V Version B and C; printed as GND – 0.1 (referenced to GND) 4
Input current into any pin IIN 5 mA Current into any pin 4
Operating temperature TA -40 125 °C Natural-convection ambient 4
Junction temperature (absolute maximum) TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
ESD HBM (version B and C) V(ESD) -3500 3500 V Human body model, AEC Q100-002, HBM ESD class 2 4
ESD CDM (version B and C) V(ESD) -1000 1000 V Charged device model, AEC Q100-011, CDM ESD class C6 4
Common-mode input voltage (version B and C) VCM -0.1 26 V Version B and C; TA = –40°C to 125°C 5
Common-mode rejection ratio (INA210) CMRR 105 140 dB VIN+ = 0V to 26V, VSENSE = 0mV, TA = –40°C to 125°C 5
Input offset voltage, RTI (INA210) VOS -35 0.55 35 µV VSENSE = 0mV, TA = 25°C 5
Offset voltage drift vs temperature (INA210) dVOS/dT 0.1 0.5 µV/°C TA = –40°C to 125°C 5
Power-supply rejection (INA210) PSR -10 0.1 10 µV/V VS = 2.7V to 18V, VIN+ = 18V, VSENSE = 0mV, TA = 25°C 5
Input bias current IB 15 28 35 µA VSENSE = 0mV, TA = 25°C 5
Input offset current IOS -0.02 0.02 µA VSENSE = 0mV, TA = 25°C 5
Gain (INA210) Gain 200 V/V INA210-Q1 nominal gain 6
Gain error (version C) Gain error -0.5 0.02 0.5 % VSENSE = –5mV to 5mV (version C), TA = –40°C to 125°C 6
Gain error drift vs temperature Gain drift 3 10 ppm/°C TA = –40°C to 125°C 6
Nonlinearity error Nonlinearity -0.01 0.01 % TA = 25°C 6
Maximum capacitive load CLOAD 1 nF No sustained oscillation, TA = 25°C 6
Quiescent current IQ 65 100 µA VSENSE = 0mV, TA = 25°C 6
Quiescent current (full temperature range) IQ 115 µA VSENSE = 0mV, TA = –40°C to 125°C 6
Junction-to-ambient thermal resistance (DCK, 6-pin SC70) RθJA 227.3 °C/W DCK (SC70) 6-pin 5
Junction-to-case (top) thermal resistance RθJC(top) 79.5 °C/W DCK (SC70) 6-pin 5
Junction-to-board thermal resistance RθJB 72.1 °C/W DCK (SC70) 6-pin 5
Junction-to-top characterization parameter ψJT 3.6 °C/W DCK (SC70) 6-pin 5
Junction-to-board characterization parameter ψJB 70.4 °C/W DCK (SC70) 6-pin 5

CAD (KiCad official)

  • Symbol: INA210CQDCKRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: ina210cqdckrq1-etched.step / ina210cqdckrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ina210cqdckrq1.step / ina210cqdckrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 5cde67aed07e0e83, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF