main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs ina129p: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
viewers ina129p: viewers · Ray 9d ago
ina129p-etched.fit.json ina129p: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ina129p-etched.glb ina129p: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ina129p-etched.step ina129p: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ina129p.glb Publish 0.1.0 · Ray 9d ago
ina129p.kicad_mod Publish 0.1.0 · Ray 9d ago
ina129p.kicad_sym Publish 0.1.0 · Ray 9d ago
ina129p.lbr Publish 0.1.0 · Ray 9d ago
ina129p.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Initial commit: component/ina129p · Ray 9d ago

INA129P

Texas Instruments · Instrumentation Amplifiers · PDIP-8

INA129P from Texas Instruments, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RG passive Gain setting pin; connect external resistor between pins 1 and 8 to program gain according to formula G = 1 + 49.4kΩ/RG.
2 VIN- power_in Inverting input pin accepting common-mode voltage from (V-) + 2V to (V+) - 2V with maximum safe input voltage of ±40V.
3 VIN+ power_in Non-inverting input pin accepting common-mode voltage from (V-) + 2V to (V+) - 2V with maximum safe input voltage of ±40V.
4 V- power_in Negative power supply pin; supply voltage range ±2.25V to ±18V dual supply or 4.5V to 36V single supply.
5 REF input Reference input pin that must be driven by low impedance source; output voltage is referenced to this pin and is typically connected to ground.
6 VO output Output pin providing amplified differential voltage with output swing from (V-) + 1.4V to (V+) - 1.4V for CSO:SHE or (V-) + 0.15V to (V+) - 0.15V for CSO:FRE.
7 V+ power_in Positive power supply pin; supply voltage range ±2.25V to ±18V dual supply or 4.5V to 36V single supply.
8 RG passive Gain setting pin; connect external resistor between pins 1 and 8 to program gain according to formula G = 1 + 49.4kΩ/RG.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package PDIP-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: INA129P
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: ina129p-etched.step / ina129p-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ina129p.step / ina129p.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 281c28fb0fb9d538, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF