component
INA110KU
Public Made by Adomby adom
Texas Instruments Instrumentation Amplifiers, SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownINA110KU
Texas Instruments · Instrumentation Amplifiers · SOIC-16
INA110KU from Texas Instruments, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | -In | input | Inverting input to the FET-input instrumentation amplifier; inputs are protected for differential and common-mode voltages up to ±VCC, and a return path for input bias current must be provided. |
| 2 | +In | input | Non-inverting input to the FET-input instrumentation amplifier; inputs are protected for differential and common-mode voltages up to ±VCC, and a return path for input bias current must be provided. |
| 3 | RG | passive | Gain-set pin; an external resistor RG connected between pin 3 and pins 11, 12 or 16 sets gains other than 1, 10, 100, 200 and 500, with G = 1 + [40k/(RG + 50Ω)]. |
| 4 | Input Offset Adj. | passive | Input-stage offset adjustment pin; offset is adjustable to zero, and adjusting it adds drift of approximately 0.33µV/°C per 100µV of input offset adjusted. |
| 5 | Input Offset Adj. | passive | Input-stage offset adjustment pin (second terminal of the input offset adjust pair); offset is adjustable to zero, and adjusting it adds drift of approximately 0.33µV/°C per 100µV of input offset adjusted. |
| 6 | Reference | input | Reference terminal for output offsetting; series resistance in the reference path degrades CMR, so it should be kept low and driven through a buffer. |
| 7 | -VCC | power_in | Negative power supply; the INA110 operates from ±6V to ±18V supplies (rated ±15V), and supplies should be decoupled with 1µF tantalum capacitors close to the amplifier. |
| 8 | +VCC | power_in | Positive power supply; the INA110 operates from ±6V to ±18V supplies (rated ±15V), and supplies should be decoupled with 1µF tantalum capacitors close to the amplifier. |
| 9 | Output | output | Amplifier output; with ±15V supplies and RL = 2kΩ the output swings to ±10V minimum over temperature, and capacitive load stability is specified to 5000 pF. |
| 10 | Output Sense | input | Output sense feedback point, connected at the load to compensate IR drops from load current; avoid capacitance from the output to the gain-set, offset-adjust and input pins to keep stability. |
| 11 | x500 | passive | Internal gain-set connection for a gain of 500 V/V; connect to pin 3 (RG) to select this gain. |
| 12 | x100 | passive | Internal gain-set connection for a gain of 100 V/V; connect to pin 3 (RG) to select this gain. |
| 13 | x10 | passive | Internal gain-set connection for a gain of 10 V/V; connect to pin 3 (RG) to select this gain. |
| 14 | Output Offset Adj. | passive | Output-stage offset adjustment pin; output offset is adjustable to zero with the offset error adjustable at the reference point without appreciable drift degradation. |
| 15 | Output Offset Adj. | passive | Output-stage offset adjustment pin (second terminal of the output offset adjust pair); output offset is adjustable to zero with the offset error adjustable at the reference point without appreciable drift degradation. |
| 16 | x200 | passive | Internal gain-set connection for a gain of 200 V/V; connect to pin 3 (RG) to select this gain. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-16 |
| Category | Amplifiers/Comparators |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Range of Gain | 1 | 800 | V/V | 3 | |||
| Capacitive Load Stability | 5000 | pF | 3 | ||||
| Output Voltage over temperature | 10 | 12.7 | V | RL = 2kΩ, over temperature | 3 | ||
| Output Current over temperature | 5 | 25 | mA | over temperature | 3 | ||
| Range, Linear Response | 10 | 12 | V | VIN Diff. = 0V | 3 | ||
| Voltage Range (supply) | ±VCC | 6 | 18 | V | 4 | ||
| Quiescent Current | 3 | 4.5 | mA | VO = 0V | 4 | ||
| Operation temperature range (P, U) | -25 | 85 | °C | 4 | |||
| Storage temperature range (P, U) | -40 | 85 | °C | 4 | |||
| θJA | θJA | 100 | °C/W | 4 | |||
| Supply Voltage | ±VCC | 18 | V | printed as ±18V | 2 | ||
| Operating Temperature Range (P, U) | -25 | 85 | °C | P, U grade | 2 | ||
| Storage Temperature Range (P, U) | -40 | 85 | °C | P, U grade | 2 | ||
| Lead Temperature (soldering) | 260 | °C | soldering, 3s: U | 2 |
CAD (KiCad official)
- Symbol:
INA110KU - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOIC-16 (KiCad packages3D, STEP)
- 3D model files:
ina110ku-etched.step/ina110ku-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ina110ku.step/ina110ku.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (22 pp, sha256
b609dd0283f48758, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).