component

ILD206T

Public Made by Adom

by adom

Vishay Intertech Transistor, Photovoltaic Output Optoisolators, SO-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentoptoisolatorsild206tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers ild206t: viewers · Ray 14d ago
ild206t-etched.glb Publish 0.1.0 · Ray 14d ago
ild206t-etched.step ild206t: factory component page (tier=lcsc) · Ray 14d ago
ild206t-hero.glb ild206t: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
ild206t-hero.overlay.json Publish 0.1.0 · Ray 14d ago
ild206t.glb Publish 0.1.0 · Ray 14d ago
ild206t.kicad_mod Publish 0.1.0 · Ray 14d ago
ild206t.kicad_sym Publish 0.1.0 · Ray 14d ago
ild206t.lbr Publish 0.1.0 · Ray 14d ago
ild206t.step Publish 0.1.0 · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago

ILD206T

Vishay Intertech · Transistor, Photovoltaic Output Optoisolators · SO-8

ILD206T from Vishay Intertech, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A passive LED anode on the input side; the datasheet limits the input to a peak reverse voltage of 6 V and a continuous forward current of 30 mA per channel.
2 C passive LED cathode on the input side; the datasheet limits the input to a peak reverse voltage of 6 V and a continuous forward current of 30 mA per channel.
3 A passive LED anode on the input side; the datasheet limits the input to a peak reverse voltage of 6 V and a continuous forward current of 30 mA per channel.
4 C passive LED cathode on the input side; the datasheet limits the input to a peak reverse voltage of 6 V and a continuous forward current of 30 mA per channel.
5 E passive Phototransistor emitter on the output side; the datasheet gives an emitter-collector breakdown voltage (BVECO) minimum of 7 V.
6 C passive Phototransistor collector on the output side; the datasheet gives a collector-emitter breakdown voltage (BVCEO) minimum of 70 V.
7 E passive Phototransistor emitter on the output side; the datasheet gives an emitter-collector breakdown voltage (BVECO) minimum of 7 V.
8 C passive Phototransistor collector on the output side; the datasheet gives a collector-emitter breakdown voltage (BVCEO) minimum of 70 V.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SO-8
Category Optoisolators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Forward voltage VF 1.2 1.55 V IF = 10 mA 2
Reverse current IR 0.1 100 μA VR = 6 V 2
Collector emitter breakdown voltage BVCEO 70 V IC = 10 μA 2
Emitter collector breakdown voltage BVECO 7 V IE = 10 μA 2
Collector emitter leakage current ICEO 5 50 nA VCE = 10 V, IF = 0 A 2
Collector emitter saturation voltage VCEsat 0.4 V IF = 10 mA, IC = 2.5 mA 2
Current transfer ratio (ILD206T) CTRDC 63 125 % VCE = 5 V, IF = 10 mA 2
Current transfer ratio (ILD206T) CTRDC 22 45 % VCE = 5 V, IF = 1 mA 2
Peak reverse voltage VR 6 V 2
Peak pulsed current IF 1 A 1 μs, 300 pps 2
Continuous forward current per channel IF 30 mA 2
Power dissipation (input) Pdiss 50 mW 2
Collector emitter breakdown voltage (absolute maximum table) BVCEO 70 V 2
Emitter collector breakdown voltage (absolute maximum table) BVECO 7 V 2
Power dissipation per channel (output) Pdiss 125 mW 2
Total package dissipation (2 LEDs and 2 detectors, 2 channels) Ptot 350 mW 2
Storage temperature Tstg -55 150 °C 2
Operating temperature Tamb -55 100 °C 2
Soldering time Tsld 10 s from 260 °C 2

CAD (KiCad official)

  • Symbol: ILD206T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: ild206t-etched.step / ild206t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ild206t.step / ild206t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (8 pp, sha256 940bf33e29cdb251, retrieved 2026-10-14, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF