component
ICL7650SCBA-1ZT
Public Made by Adomby adom
RENESAS Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownICL7650SCBA-1ZT
RENESAS · Pre-ordered Chips · SOIC-8
ICL7650SCBA-1ZT from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CEXTA | passive | Nulling-capacitor connection for external capacitor CEXTA (0.1µF for the internal clock), returned to CRETN pin 5 by a direct wire or PC trace. |
| 2 | -IN | input | Inverting input; input voltage must stay within 0.3V of the supply rails (V+ +0.3 to V- -0.3) and input current should be limited to 100µA to avoid latchup. |
| 3 | +IN | input | Non-inverting input; input voltage must stay within 0.3V of the supply rails (V+ +0.3 to V- -0.3) and input current should be limited to 100µA to avoid latchup. |
| 4 | V- | power_in | Negative supply; total supply V+ to V- is 4.5V to 16V operating, 18V absolute maximum. |
| 5 | CRETN | passive | Common return (cap return) for the two nulling capacitors CEXTA and CEXTB, connected directly by a separate wire or PC trace. |
| 6 | OUTPUT | output | Amplifier output with 10kΩ load for full swing, typical 4.5mA source and 30mA sink current at 25°C, short circuit duration indefinite. |
| 7 | V+ | power_in | Positive supply; total supply V+ to V- is 4.5V to 16V operating, 18V absolute maximum. |
| 8 | CEXTB | passive | Nulling-capacitor connection for external capacitor CEXTB (0.1µF for the internal clock), returned to CRETN pin 5 by a direct wire or PC trace. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VOS | 0.7 | 5 | µV | TA=+25°C | 3 | |
| Input Offset Voltage | VOS | 1 | 8 | µV | TA=0 to +70°C | 3 | |
| Input Bias Current | IBIAS | 4 | 10 | pA | TA=+25°C | 3 | |
| Input Bias Current | IBIAS | 5 | 20 | pA | TA=0 to +70°C | 3 | |
| Input Offset Current | IOS | 8 | 20 | pA | TA=+25°C | 3 | |
| Input Offset Current | IOS | 10 | 40 | pA | TA=0 to +70°C | 3 | |
| Large Signal Voltage Gain | AVOL | 135 | 150 | dB | RL=10k, VO=4V, TA=+25°C | 3 | |
| Large Signal Voltage Gain | AVOL | 130 | dB | RL=10k, VO=4V, TA=0 to +70°C | 3 | ||
| Output Voltage Swing | VOUT | 4.7 | 4.85 | V | RL=10k, TA=+25°C | 3 | |
| Common Mode Voltage Range | CMVR | -5 | 3.5 | V | TA=+25°C (typ -5.2 to +4) | 3 | |
| Common Mode Rejection Ratio | CMRR | 120 | 140 | dB | CMVR=-5V to +3.5V, TA=+25°C | 3 | |
| Common Mode Rejection Ratio | CMRR | 120 | dB | CMVR=-5V to +3.5V, TA=0 to +70°C | 3 | ||
| Power Supply Rejection Ratio | PSRR | 120 | 140 | dB | VS=3V to 8V, TA=+25°C | 3 | |
| Operating Supply Range | V+ to V- | 4.5 | 16 | V | TA=+25°C | 3 | |
| Supply Current | ISUPP | 2 | 3 | mA | No Load, TA=+25°C | 3 | |
| Supply Current | ISUPP | 3.2 | mA | No Load, TA=0 to +70°C | 3 | ||
| Output Source Current | IO SOURCE | 2.9 | 4.5 | mA | TA=+25°C | 4 | |
| Output Source Current | IO SOURCE | 2.3 | mA | TA=0 to +70°C | 4 | ||
| Output Sink Current | IO SINK | 25 | 30 | mA | TA=+25°C | 4 | |
| Output Sink Current | IO SINK | 20 | mA | TA=0 to +70°C | 4 | ||
| Internal Chopping Frequency | fCH | 120 | 250 | 375 | Hz | Pins 13 and 14 Open, TA=+25°C | 4 |
| Clamp ON Current | 25 | 70 | µA | RL=100k, TA=+25°C | 4 | ||
| Clamp OFF Current | 0.001 | 5 | nA | -4V ≤ VOUT ≤ +4V, TA=+25°C | 4 | ||
| Clamp OFF Current | 10 | nA | -4V ≤ VOUT ≤ +4V, TA=0 to +70°C | 4 | |||
| Current to Any Pin | 10 | mA | 3 | ||||
| Maximum Junction Temperature | 150 | °C | Plastic package | 3 | |||
| Storage Temperature Range | -55 | 150 | °C | 3 | |||
| Operating Temperature Range | 0 | 70 | °C | ICL7650SC | 3 | ||
| Thermal Resistance Junction-Ambient | θJA | 160 | °C/W | 8 Lead SOIC, typical, board mounted in free air | 3 | ||
| Avg Temp Coefficient of Input Offset Voltage | ΔVOS/ΔT | 0.02 | µV/°C | TA=0 to +70°C | 3 | ||
| Change in Input Offset with Time | ΔVOS/ΔT | 100 | nV/month | TA=+25°C | 3 | ||
| Output Voltage Swing | VOUT | 4.95 | V | RL=100k, TA=+25°C | 3 | ||
| Input Noise Voltage | eN | 2 | µVP-P | RS=100Ω, f=DC to 10Hz, TA=+25°C | 3 | ||
| Input Noise Current | iN | 0.01 | pA/√Hz | f=10Hz, TA=+25°C | 3 | ||
| Gain Bandwidth Product | GBWP | 2 | MHz | TA=+25°C | 3 | ||
| Slew Rate | SR | 2.5 | V/µs | CL=50pF, RL=10k, TA=+25°C | 3 | ||
| Rise Time | tR | 0.2 | µs | TA=+25°C | 3 | ||
| Overshoot | OS | 20 | % | TA=+25°C | 3 |
CAD (KiCad official)
- Symbol:
ICL7650SCBA-1ZT - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
icl7650scba-1zt-etched.step/icl7650scba-1zt-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);icl7650scba-1zt.step/icl7650scba-1zt.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (13 pp, sha256
e0bf04e2c4acc8ff, retrieved 2026-10-22, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).