component
ICL3222EIVZ-T
Public Made by Adomby adom
RENESAS Pre-ordered Chips, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 10d ago |
| viewers | 10d ago |
| icl3222eivz-t-etched.glb | 10d ago |
| icl3222eivz-t-etched.step | 10d ago |
| icl3222eivz-t-hero.glb | 10d ago |
| icl3222eivz-t-hero.overlay.json | 10d ago |
| icl3222eivz-t.glb | 10d ago |
| icl3222eivz-t.kicad_mod | 10d ago |
| icl3222eivz-t.kicad_sym | 10d ago |
| icl3222eivz-t.lbr | 10d ago |
| icl3222eivz-t.step | 10d ago |
| package.json | 10d ago |
| page.json | 10d ago |
| README.md | 10d ago |
| verification.json | 10d ago |
ICL3222EIVZ-T
RENESAS · Pre-ordered Chips · TSSOP-20
ICL3222EIVZ-T from RENESAS, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN | input | Active-low receiver enable control; driving it high places the inverting receiver outputs in high impedance (logic input threshold low max 0.8V). |
| 2 | C1+ | passive | External capacitor (voltage doubler) is connected to this lead. |
| 3 | V+ | power_out | Internally generated positive transmitter supply (+5.5V). |
| 4 | C1- | passive | External capacitor (voltage doubler) is connected to this lead. |
| 5 | C2+ | passive | External capacitor (voltage inverter) is connected to this lead. |
| 6 | C2- | passive | External capacitor (voltage inverter) is connected to this lead. |
| 7 | V- | power_out | Internally generated negative transmitter supply (-5.5V). |
| 8 | T2OUT | output | ±15kV ESD protected, RS-232 level (nominally ±5.5V) transmitter 2 output. |
| 9 | R2IN | input | ±15kV ESD protected, RS-232 compatible receiver 2 input accepting up to ±25V. |
| 10 | R2OUT | output | TTL/CMOS level receiver 2 output. |
| 11 | NC | unconnected | No connect. |
| 12 | T2IN | input | TTL/CMOS compatible transmitter 2 input; connect to GND if unused. |
| 13 | T1IN | input | TTL/CMOS compatible transmitter 1 input; connect to GND if unused. |
| 14 | NC | unconnected | No connect. |
| 15 | R1OUT | output | TTL/CMOS level receiver 1 output. |
| 16 | R1IN | input | ±15kV ESD protected, RS-232 compatible receiver 1 input accepting up to ±25V. |
| 17 | T1OUT | output | ±15kV ESD protected, RS-232 level (nominally ±5.5V) transmitter 1 output. |
| 18 | GND | power_in | Ground connection. |
| 19 | VCC | power_in | System power supply input (3.0V to 5.5V). |
| 20 | SHDN | input | Active-low input to shut down transmitters and on-board power supply to place the device in low-power mode. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | TSSOP-20 |
| Category | Interface ICs |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Temperature Range (ICL32xxEIX) | -40 | 85 | °C | 12 | |||
| Supply Voltage (VCC) | VCC | 3.3 | 5 | V | 12 | ||
| Rx Input Voltage | -15 | 15 | V | 12 | |||
| VCC to GND | VCC | -0.3 | 6 | V | 11 | ||
| V+ to GND | V+ | -0.3 | 7 | V | 11 | ||
| V- to GND | V- | -7 | 0.3 | V | 11 | ||
| V+ to V- | 14 | V | 11 | ||||
| Input Voltages TIN, FORCEOFF, FORCEON, EN, SHDN | -0.3 | 6 | V | 11 | |||
| Input Voltages RIN | -28 | 28 | V | 11 | |||
| Output Voltages TOUT | -13.2 | 13.2 | V | 11 | |||
| Output Voltages ROUT, INVALID (max printed as VCC + 0.3 V) | -0.3 | V | 11 | ||||
| Maximum Junction Temperature (Plastic Package) | 150 | °C | 11 | ||||
| Maximum Storage Temperature Range | -65 | 150 | °C | 11 | |||
| Supply Current, Power-Down | 1 | 10 | µA | FORCEOFF = SHDN = GND | 12 | ||
| Supply Current, Automatic Power-Down Disabled | 0.3 | 1 | mA | All Outputs Unloaded, FORCEON = FORCEOFF = SHDN = VCC; VCC = 3.15V | 12 | ||
| Input Logic Threshold Low (TIN, FORCEON, FORCEOFF, EN, SHDN) | 0.8 | V | Full | 12 | |||
| Input Logic Threshold High (TIN, FORCEON, FORCEOFF, EN, SHDN) | 2 | V | VCC = 3.3V; Full | 12 | |||
| Input Logic Threshold High (TIN, FORCEON, FORCEOFF, EN, SHDN) | 2.4 | V | VCC = 5.0V; Full | 12 | |||
| Input Leakage Current (TIN, FORCEON, FORCEOFF, EN, SHDN) | -1 | 0.01 | 1 | µA | 12 | ||
| Output Leakage Current (Except ICL3232E) | -10 | 0.05 | 10 | µA | FORCEOFF = GND or EN = VCC; Full | 12 | |
| Output Voltage Low | 0.4 | V | IOUT = 1.6mA; Full | 12 | |||
| INVALID Output Voltage Low | 0.4 | V | IOUT = 1.6mA; Full | 12 | |||
| Receiver Input Voltage Range | -25 | 25 | V | 13 | |||
| Input Threshold Low | 0.6 | 1.2 | V | VCC = 3.3V; 25°C | 13 | ||
| Input Threshold Low | 0.8 | 1.5 | V | VCC = 5.0V; 25°C | 13 | ||
| Input Threshold High | 1.5 | 2.4 | V | VCC = 3.3V; 25°C | 13 | ||
| Input Threshold High | 1.8 | 2.4 | V | VCC = 5.0V; 25°C | 13 | ||
| Input Resistance | 3 | 5 | 7 | kΩ | 25°C | 13 | |
| Output Voltage Swing | -5 | 5.4 | V | All Transmitter Outputs Loaded with 3kΩ to Ground; Full | 13 | ||
| Output Resistance | 300 | Ω | VCC = V+ = V- = 0V, Transmitter Output = ±2V; Full | 13 | |||
| Output Short-Circuit Current | -60 | 35 | 60 | mA | Full | 13 | |
| Output Leakage Current (Transmitter) | -25 | 25 | µA | VOUT = ±12V, VCC = 0V or 3V to 5.5V, Automatic Power-Down or FORCEOFF = SHDN = GND; Full | 13 | ||
| Maximum Data Rate | 250 | 500 | kbps | RL = 3kΩ, CL = 1000pF, One Transmitter Switching; Full | 13 | ||
| Transition Region Slew Rate | 4 | 30 | V/µs | VCC = 3.3V, RL = 3kΩ to 7kΩ, measured 3V to -3V or -3V to 3V, CL = 150pF to 2500pF; 25°C | 13 | ||
| Transition Region Slew Rate | 6 | 30 | V/µs | VCC = 3.3V, RL = 3kΩ to 7kΩ, measured 3V to -3V or -3V to 3V, CL = 150pF to 1000pF; 25°C | 13 | ||
| Thermal Resistance θJA (20 Ld TSSOP Package) | θJA | 140 | °C/W | Note 4 (low-effective thermal conductivity test board, free air) | 11 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | C2- External capacitor (voltage inverter) is connected to this lead TIN TTL/CMOS compatible transmitter inputs | 10 |
CAD (KiCad official)
- Symbol:
ICL3222EIVZ-T - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
icl3222eivz-t-etched.step/icl3222eivz-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);icl3222eivz-t.step/icl3222eivz-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (39 pp, sha256
d263fc23b7ec8030, retrieved 2026-10-31, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).