Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

I2130SYIR

Nuvoton Tech · Audio Interface ICs · SOP-14

I2130SYIR from Nuvoton Tech, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MISO/GPIO2 tri_state SPI serial output from ISD2100 to host, high-impedance when SSB=1; configurable as GPIO2.
2 SCLK/GPIO1 input SPI serial clock input from host to ISD2100; configurable as GPIO1.
3 SSB input Active-low SPI slave select input from host with internal pull-up to VDD; when high, GPIO0/1/2 are automatically configured as MOSI/SCLK/MISO.
4 MOSI/GPIO0 input SPI serial data input from host to ISD2100; configurable as GPIO0.
5 VSSD power_in Digital ground.
6 VCCD_PWM power_in Digital power supply for the PWM driver.
7 SPK+ output Positive PWM driver output forming a differential pair with SPK- to drive an 8 ohm speaker or buzzer, high-impedance in power-down.
8 VSSD_PWM power_in Digital ground for the PWM driver.
9 SPK- output Negative PWM driver output forming a differential pair with SPK+ to drive an 8 ohm speaker or buzzer, high-impedance in power-down.
10 VCCD_PWM power_in Digital power supply for the PWM driver.
11 INTB/GPIO3 output Active-low interrupt request, open-drain output; configurable as GPIO3.
12 RDY/BSYB/GPIO4 output Reports SPI data transfer status, high means ISD2100 is ready for a new SPI command or data; configurable as GPIO4.
13 VCCD power_in Digital power supply (2.7V to 3.6V operating supply range).
14 GPIO5 bidirectional General-purpose I/O pin GPIO5.

Key specifications

Parameter Value
Manufacturer Nuvoton Tech
Package SOP-14
Category Communication Interface Chip
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating temperature range (case) -40 85 °C 22
Supply voltage VDD 2.7 3.6 V VDD = VCCD = VCCPWM 22
Input voltage (VDD) 0 3.6 V 22
Internal oscillator accuracy -1 1 % Vdd = 3V, room temperature; typ 32 kHz 22
SNR memory to SPK+/SPK- SNRMEM_SPK 60 dB Load 150Ω 22
Output power POUT_SPK 0.4 W VCC=3.0, load 8Ω 22
Minimum load impedance RL(SPK) 4 8 Ω 22
Supply voltage (DC) VDD 2.7 3.6 V 23
Input low level VIL -0.3 0.3 V min VSS-0.3, max 0.3xVDD 23
Input high level VIH 0.7 1 V min 0.7xVDD, max VDD 23
Output low level VOL -0.3 0.3 V IOL = 1mA; min VSS-0.3, max 0.3xVDD 23
Output high level VOH 0.7 1 V IOH = -1mA; min 0.7xVDD, max VDD 23
Pull-up resistance RPU 50 kΩ 23
Pull-down resistance RPD 10 kΩ 23
INTB output low level VOH1 0.4 V 23
Playback current IDD_Playback 3 mA No load 23
Standby current ISB 1 10 µA VDD= 3.6V 23
Input leakage current IIL 1 µA Applied voltage VDD 23
SCLK cycle time TSCK 60 ns 24
SCLK high pulse width TSCKH 25 ns 24
SCLK low pulse width TSCKL 25 ns 24
Rise time (all digital signals) TRISE 10 ns 24
Fall time (all digital signals) TFALL 10 ns 24
SSB falling edge to first SCLK falling edge setup TSSBS 30 ns 24
SSB high pulse time during low TSSBHI 20 ns 24
MOSI to SCLK rising edge setup TMOS 15 ns 24
SCLK rising edge to MOSI hold TMOH 15 ns 25
SSB falling edge to MISO active delay TZMID 12 ns 25
SSB rising edge to MISO high-Z delay TMIZD 12 ns 25
SCLK falling edge to MISO delay TMID 12 ns 25
SCLK rising edge to RDY/BSYB falling edge delay TCRBD 12 ns 25
RDY/BSYB rising edge to SCLK falling edge delay TRBCD 0 ns 25

CAD (KiCad official)

  • Symbol: I2130SYIR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: i2130syir-etched.step / i2130syir-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); i2130syir.step / i2130syir.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nuvoton Tech datasheet (31 pp, sha256 8e4ee558ba55bbc1, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF