main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4h ago
viewers hx632-s: viewers · Ray 4h ago
hx632-s-etched.glb Publish 0.1.0 · Ray 4h ago
hx632-s-etched.step hx632-s: factory component page (tier=lcsc) · Ray 4h ago
hx632-s-hero.glb hx632-s: hero GLB from the etched model (keeps the MPN mark) · Ray 4h ago
hx632-s-hero.overlay.json Publish 0.1.0 · Ray 4h ago
hx632-s.glb Publish 0.1.0 · Ray 4h ago
hx632-s.kicad_mod Publish 0.1.0 · Ray 4h ago
hx632-s.kicad_sym Publish 0.1.0 · Ray 4h ago
hx632-s.lbr Publish 0.1.0 · Ray 4h ago
hx632-s.step Publish 0.1.0 · Ray 4h ago
package.json Publish 0.1.0 · Ray 4h ago
page.json Set visibility: public · Ray 4h ago
README.md Publish 0.1.0 · Ray 4h ago

HX632-S

ZHHXDZ · Operational Amplifier · SOP-8

HX632-S from ZHHXDZ, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Amplifier A output.
2 -INA input Inverting input of amplifier A, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V).
3 +INA input Non-inverting input of amplifier A, with the same voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V) as -INA.
4 -VS power_in Negative power supply.
5 +INB input Non-inverting input of amplifier B, with the same voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V) as -INA.
6 -INB input Inverting input of amplifier B, with a voltage range from (VS- - 0.1 V) to (VS+ + 0.1 V).
7 OUTB output Amplifier B output.
8 +VS power_in Positive power supply.

Key specifications

Parameter Value
Manufacturer ZHHXDZ
Package SOP-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input offset voltage VOS 0.5 2.5 mV 2
Input offset voltage VOS 2.8 mV TA = −40 to +125 ℃ 2
Offset voltage drift VOS TC 1 3 μV/℃ TA=−40 to +125 ℃ 2
Power supply rejection ratio PSRR 80 110 dB VS = 2.0 to 5.5 V, VCM < VS+ −2V 2
Power supply rejection ratio PSRR 75 dB TA = −40 to +125 ℃ 2
Input bias current IB 1 pA 2
Input bias current IB 150 pA TA = +85 ℃ 2
Input bias current IB 500 pA TA = +125 ℃ 2
Input voltage noise, 0.1 to 10 Hz Vn 5.6 μVP-P f = 0.1 to 10 Hz 3
Input voltage noise density en 22 nV/√Hz f = 10 kHz 3
Input voltage noise density en 25 nV/√Hz f = 1 kHz 3
Common-mode rejection ratio CMRR 70 83 dB VS = 5.5 V, VCM = -0.1 to 5.6 V 3
Common-mode rejection ratio CMRR 65 dB VCM=0 to 5.3 V, TA = −40 to +125 ℃ 3
Common-mode rejection ratio CMRR 65 77 dB VS = 2.0 V, VCM = −0.1 to 2.1 V 3
Common-mode rejection ratio CMRR 60 dB VCM=0 to 1.5 V, TA = −40 to +125 ℃ 3
Input capacitance differential CIN 2 pF Differential 3
Input capacitance common mode CIN 3.5 pF Common mode 3
Open-loop voltage gain AVOL 90 105 dB RL = 25 kΩ, VO = 0.05 to 3.5 V 3
Open-loop voltage gain AVOL 85 dB TA = −40 to +125 ℃ 3
Open-loop voltage gain AVOL 85 100 dB RL = 2 kΩ, VO = 0.15 to 3.5 V 3
Open-loop voltage gain AVOL 80 dB TA = −40 to +125 ℃ 3
Gain bandwidth product GBW 1.5 MHz 3
Slew rate SR 1.2 V/μs G=+1,CL=100pF,VO=1.5to3.5V 3
Total harmonic distortion+noise THD+N 0.002 % G= +1, f=1 kHz, VO = 1VRMS 3
Settling time tS 1.2 μs To 0.1%, G = +1, 1V step 3
Settling time tS 1.5 μs To 0.01%, G = +1, 1V step 3
Overload recovery time tOR 2 To 0.1%, VIN * Gain > VS 3
Operating supply voltage VS 1.5 5.5 V TA = 0 to +70 ℃ 3
Operating supply voltage VS 2 5.5 V TA = −40 to +125 ℃ 3
Quiescent current (per amplifier) IQ 60 125 μA per amplifier 3
Quiescent current (per amplifier) IQ 160 μA TA = −40 to +125 ℃ 3
Operating temperature range TA -40 125 ℃ 3
Package thermal resistance, junction to ambient θJA 125 ℃/W SOP-8 3
Supply voltage VS+ to VS- 10 V 2
Signal input terminals current -10 10 mA 2
Storage temperature range Tstg -65 150 ℃ 2
Junction temperature TJ 150 ℃ 2
Lead temperature range (soldering) 260 ℃ 10 sec 2

CAD (KiCad official)

  • Symbol: HX632-S
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: hx632-s-etched.step / hx632-s-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hx632-s.step / hx632-s.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ZHHXDZ datasheet (7 pp, sha256 ce06f3cf69bf10a1, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF