component

HT7830-A

Public Made by Adom

by adom

UMW Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89-3. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicht7830-a
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs ht7830-a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
ht7830-a-etched.fit.json ht7830-a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ht7830-a-etched.glb ht7830-a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ht7830-a-etched.step ht7830-a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
ht7830-a.glb Publish 0.1.0 · Ray 1mo ago
ht7830-a.kicad_mod Publish 0.1.0 · Ray 1mo ago
ht7830-a.kicad_sym Publish 0.1.0 · Ray 1mo ago
ht7830-a.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect and oval pad as a SQUARE EAGLE smd; this carries the real pad shape across (0 -> 2 rounded pads) and stops dropping geometry drawn on KiCad User.N layers. Attributes, connects, pads and the pin-1 marker are gated against decreasing and are unchanged. · Ray 1mo ago
ht7830-a.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.2.0 · Ray 1mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
README.md ht7830-a: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 17d ago

HT7830-A

UMW · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3

HT7830-A from UMW, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Device ground return. All voltages (VIN, VOUT) are referenced to this pin.
3 VIN power_in Unregulated supply input. Absolute max 15 V (recommended operating up to 12 V). For 3.0 V output, VIN must be ≥ ~4 V (dropout ~100 mV at 40 mA). A small input decoupling capacitor to GND is recommended.
2 VOUT power_out Regulated 3.0 V output (±3% tolerance, 2.91-3.09 V). Delivers up to 450 mA. An output capacitor to GND is required for stability.

Key specifications

Parameter Value
Manufacturer UMW
Package SOT-89-3
Category PMIC
Pins 3

CAD (KiCad official)

  • Symbol: HT7830-A
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: ht7830-a-etched.step / ht7830-a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ht7830-a.step / ht7830-a.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ht7830-a.step 57 KB You want the bare part, or you mark your own boards.
ht7830-a-etched.step 1.1 MB You want the part with HT7830-A already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 297 faces against 42 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (12 pp, sha256 0ddd2116b6d87a09, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF