component
HT6023
Public Made by Adomby adom
HiTrend Tech (Shanghai) Microcontroller Units (MCUs/MPUs/SOCs), LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownHT6023
HiTrend Tech (Shanghai) · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-100(14x14)
HT6023 from HiTrend Tech (Shanghai), in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OSCI | input | Low-frequency crystal clock input. |
| 2 | ADCBAT | input | Battery voltage sampling input. |
| 3 | PE.7/LVDIN0 | bidirectional | GPIO or external voltage detect 0, comparison level 1.21V with 150mV hysteresis. |
| 4 | PG.5/LVDIN1 | bidirectional | GPIO or external voltage detect 1, comparison level 1.21V with 150mV hysteresis. |
| 5 | TEST | input | Test pin, active low, internal pull-up, 2us filter. |
| 6 | /RST | input | Reset input, active low, internal pull-up, 2us filter. |
| 7 | PA.11/INT6 | bidirectional | GPIO or external interrupt 6, 2us filter. |
| 8 | PA.10/INT5 | bidirectional | GPIO or external interrupt 5, 2us filter. |
| 9 | PA.9/INT4 | bidirectional | GPIO or external interrupt 4, 2us filter. |
| 10 | PD.0/SEG16 | bidirectional | GPIO or LCD driver SEG output. |
| 11 | PD.1/SEG17 | bidirectional | GPIO or LCD driver SEG output. |
| 12 | PD.2/SEG18 | bidirectional | GPIO or LCD driver SEG output. |
| 13 | PD.3/SEG19 | bidirectional | GPIO or LCD driver SEG output. |
| 14 | PD.4/SEG20 | bidirectional | GPIO or LCD driver SEG output. |
| 15 | PD.5/SEG21 | bidirectional | GPIO or LCD driver SEG output. |
| 16 | PD.6/SEG22 | bidirectional | GPIO or LCD driver SEG output. |
| 17 | PD.7/SEG23 | bidirectional | GPIO or LCD driver SEG output. |
| 18 | PD.8/COM0 | bidirectional | GPIO or LCD driver COM0 output. |
| 19 | PD.9/COM1 | bidirectional | GPIO or LCD driver COM1 output. |
| 20 | PD.10/COM2 | bidirectional | GPIO or LCD driver COM2 output. |
| 21 | PD.11/COM3 | bidirectional | GPIO or LCD driver COM3 output. |
| 22 | PG.6/SPI1_CS | bidirectional | GPIO or SPI1 chip select. |
| 23 | PG.7/SPI1_CLK | bidirectional | GPIO or SPI1 clock. |
| 24 | PG.8/SPI1_MISO | bidirectional | GPIO or SPI1 MISO. |
| 25 | PG.9/SPI1_MOSI | bidirectional | GPIO or SPI1 MOSI. |
| 26 | PG.10 | bidirectional | General-purpose I/O. |
| 27 | PG.11/RX6 | bidirectional | GPIO or UART6 receive input, 2us filter. |
| 28 | PG.12/TX6 | bidirectional | GPIO or UART6 transmit output. |
| 29 | PG.13 | bidirectional | General-purpose I/O. |
| 30 | PG.14 | bidirectional | General-purpose I/O. |
| 31 | PD.12/COM4/SEG24 | bidirectional | GPIO or LCD driver COM4/SEG24 output. |
| 32 | PD.13/COM5/SEG25 | bidirectional | GPIO or LCD driver COM5/SEG25 output. |
| 33 | PD.14/COM6/SEG26 | bidirectional | GPIO or LCD driver COM6/SEG26 output. |
| 34 | PD.15/COM7/SEG27 | bidirectional | GPIO or LCD driver COM7/SEG27 output. |
| 35 | PC.8/TOUT1 | bidirectional | GPIO or OSC low-frequency clock (or divided) output, TTL-level input. |
| 36 | PC.0/TX1 | bidirectional | GPIO or UART1 transmit output; configurable as high-drive GPIO, Isink 30mA, Isource 15mA. |
| 37 | PC.1/RX1 | bidirectional | GPIO or UART1 receive input. |
| 38 | PC.4/SPI0_MOSI/RX5 | bidirectional | GPIO or SPI0 MOSI / UART5 RX, 2us filter, TTL-level input, 5mA output drive, 5V tolerant. |
| 39 | PC.5/SPI0_MISO/TX5 | bidirectional | GPIO or SPI0 MISO / UART5 TX, TTL-level input, 5V tolerant. |
| 40 | PC.6/SPI0_CLK | bidirectional | GPIO or SPI0 clock, TTL-level input, 5V tolerant. |
| 41 | PC.7/SPI0_CS | bidirectional | GPIO or SPI0 chip select, TTL-level input, 5V tolerant. |
| 42 | PA.5/INT0/CLOCKIN | bidirectional | GPIO, external interrupt 0 or external clock input, 2us filter. |
| 43 | PA.0/SEG28 | bidirectional | GPIO or LCD driver SEG output. |
| 44 | PA.1/SEG29 | bidirectional | GPIO or LCD driver SEG output. |
| 45 | PA.2/SEG30 | bidirectional | GPIO or LCD driver SEG output. |
| 46 | PA.3/SEG31 | bidirectional | GPIO or LCD driver SEG output. |
| 47 | PC.2/RX0/INT7 | bidirectional | GPIO, UART0 receive input or external interrupt 7. |
| 48 | PC.3/TX0 | bidirectional | GPIO or UART0 transmit output. |
| 49 | PC.9/TMR2 | bidirectional | GPIO or PWM output / counter input, TTL-level input, 5V tolerant. |
| 50 | PC.10/TMR3 | bidirectional | GPIO or PWM output / counter input, TTL-level input, 5V tolerant. |
| 51 | PH.0/TMR4 | bidirectional | GPIO or PWM output, TTL-level input. |
| 52 | PH.1/TMR5 | bidirectional | GPIO or PWM output, TTL-level input. |
| 53 | PH.2/INT8 | bidirectional | GPIO or external interrupt 8, TTL-level input, 2us filter. |
| 54 | PH.3/INT9 | bidirectional | GPIO or external interrupt 9, TTL-level input, 2us filter. |
| 55 | PH.4 | bidirectional | GPIO, TTL-level input. |
| 56 | PA.6/INT1/JTAGWDTEN | bidirectional | GPIO or external interrupt 1; JTAGWDTEN input when TEST=0; high-drive capable (Isink 30mA, Isource 15mA), 2us filter. |
| 57 | PA.4/SEG32 | bidirectional | GPIO or LCD driver SEG output. |
| 58 | PA.7/INT2/SEG33 | bidirectional | GPIO, external interrupt 2 or LCD SEG output; high-drive capable (Isink 30mA, Isource 15mA), 2us filter. |
| 59 | PA.8/INT3/SEG34 | bidirectional | GPIO, external interrupt 3 or LCD SEG output; high-drive capable (Isink 30mA, Isource 15mA), 2us filter. |
| 60 | PB.0/SEG0 | bidirectional | GPIO or LCD driver SEG output. |
| 61 | PB.1/SEG1 | bidirectional | GPIO or LCD driver SEG output. |
| 62 | PB.2/SEG2 | bidirectional | GPIO or LCD driver SEG output. |
| 63 | PB.3/SEG3 | bidirectional | GPIO or LCD driver SEG output. |
| 64 | PB.4/SEG4 | bidirectional | GPIO or LCD driver SEG output. |
| 65 | PB.5/SEG5 | bidirectional | GPIO or LCD driver SEG output. |
| 66 | VDD1P5 | power_out | Internal 1.5V output; requires an external 0.1uF filter capacitor. |
| 67 | DGND | power_in | Chip digital ground. |
| 68 | VCC | power_in | Power supply input, 2.0V to 5.5V. |
| 69 | PB.6/SEG6 | bidirectional | GPIO or LCD driver SEG output. |
| 70 | PB.7/SEG7 | bidirectional | GPIO or LCD driver SEG output. |
| 71 | PB.8/SEG8 | bidirectional | GPIO or LCD driver SEG output. |
| 72 | PB.9/SEG9 | bidirectional | GPIO or LCD driver SEG output. |
| 73 | PB.10/SEG10 | bidirectional | GPIO or LCD driver SEG output. |
| 74 | PC.11/TX2 | bidirectional | GPIO or UART2 transmit output. |
| 75 | PC.12/RX2 | bidirectional | GPIO or UART2 receive input, 2us filter. |
| 76 | PC.13/SCL | bidirectional | GPIO or I2C clock signal, TTL-level input, 5V tolerant. |
| 77 | PC.14/SDA | bidirectional | GPIO or I2C data signal, TTL-level input, 5V tolerant. |
| 78 | PE.0/TMR0 | bidirectional | GPIO or PWM output / counter input, TTL-level input. |
| 79 | PE.1/TX4/TOUT2 | bidirectional | GPIO, UART4 transmit output or OSC clock (or divided) output. |
| 80 | PE.2/RX4/7816_0 | bidirectional | GPIO, UART4 receive input or 7816_0, 2us filter. |
| 81 | PE.3/CLKOUT | bidirectional | GPIO, internal clock divided output or ESAM/CARD_CLK, TTL-level input. |
| 82 | PE.4/RX3/7816_1 | bidirectional | GPIO, UART3 receive input or 7816_1, 2us filter. |
| 83 | PE.5/TX3 | bidirectional | GPIO or UART3 transmit output. |
| 84 | PE.6/TMR1 | bidirectional | GPIO or PWM output / counter input, TTL-level input. |
| 85 | PB.11/SEG11 | bidirectional | GPIO or LCD driver SEG output. |
| 86 | PB.12/SEG12 | bidirectional | GPIO or LCD driver SEG output. |
| 87 | PB.13/SEG13/SWIO | bidirectional | GPIO or LCD SEG output; SW debug data port SWIO in debug mode. |
| 88 | PB.14/SEG14 | bidirectional | GPIO or LCD driver SEG output. |
| 89 | PB.15/SEG15/SWCLK | bidirectional | GPIO or LCD SEG output; SW debug clock port SWCLK in debug mode. |
| 90 | PE.8/POWIN | bidirectional | GPIO or low-power detect input; for POWIN use, a 50 ohm series resistor to VCC is recommended. |
| 91 | PG.0/SEG37 | bidirectional | GPIO or LCD driver SEG output. |
| 92 | PG.1/SEG38 | bidirectional | GPIO or LCD driver SEG output. |
| 93 | PG.2/SEG39/ADCIN3 | bidirectional | GPIO, LCD SEG output or ADC signal input. |
| 94 | PG.3/SEG40/ADCIN4 | bidirectional | GPIO, LCD SEG output or ADC signal input. |
| 95 | PG.4/SEG41/ADCIN5 | bidirectional | GPIO, LCD SEG output or ADC signal input. |
| 96 | PA.12/SEG35/ADCIN0 | bidirectional | GPIO, LCD SEG output or ADC signal input. |
| 97 | PA.13/SEG36/ADCIN1 | bidirectional | GPIO, LCD SEG output or ADC signal input. |
| 98 | VRTC | power_in | RTC clock power supply input. |
| 99 | AGND | power_in | Chip analog ground. |
| 100 | OSCO | output | External low-frequency clock drive output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HiTrend Tech (Shanghai) |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input supply voltage | VCC | 2 | 5 | 5.5 | V | Voltage on input supply pin | 206 |
| High-level input voltage (Reset, TEST pins) | Vih | 0.8 | VCC | Reset pin, TEST pin | 206 | ||
| High-level input voltage (TTL input pins) | Vih | 0.55 | VCC | TTL-input-capable pins; printed 0.55VCC \ 2.6V | 206 | ||
| High-level input voltage (other normal pins) | Vih | 0.7 | VCC | Other normal pins besides TTL-input pins | 206 | ||
| Low-level input voltage | Vil | 0.2 | VCC | All pins except power and ground | 206 | ||
| High-level output current (high-current pins) | Ioh | 15 | mA | VCC=5V, Vio drops to 0.9VCC; PA.6, PA.7, PA.8, PC.0 | 206 | ||
| Low-level output current (high-current pins) | Iol | 30 | mA | VCC=5V, Vio rises to 0.1VCC; PA.6, PA.7, PA.8, PC.0 | 206 | ||
| High-level output current (normal pins) | Ioh | 5 | mA | VCC=5V, Vio drops to 0.9VCC | 206 | ||
| Low-level output current (normal pins) | Iol | 9 | mA | VCC=5V, Vio rises to 0.1VCC | 206 | ||
| Input supply voltage (limit) | VCC | 2 | 5.5 | V | Voltage on input supply pin | 206 | |
| Input voltage | Vi | -0.3 | 5 | V | All digital pins | 206 | |
| ADC input limit voltage | Via | -0.3 | 800 | mV | ADC pin input voltage; above this may damage the pin | 206 | |
| ADCBAT input limit voltage | Vib | -0.3 | 5 | V | ADCBAT pin input voltage; above this may damage the pin | 207 | |
| Input current | Idd | 50 | mA | VCC supply pin | 207 | ||
| Ground current | Iss | 50 | mA | All GND pins | 207 | ||
| Storage temperature | Tstg | -65 | 150 | ℃ | Limit storage temperature of the chip | 207 | |
| Static ESD (HBM) | Vesd | -8000 | 6000 | V | All pins of the chip | 207 |
CAD (KiCad official)
- Symbol:
HT6023 - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
ht6023-etched.step/ht6023-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ht6023.step/ht6023.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HiTrend Tech (Shanghai) datasheet (211 pp, sha256
f7573324ef8d3e98, retrieved 2026-10-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).