component
HT1622B-LQ64
Public Made by Adomby adom
HGSEMI LCD Drivers, LQFP-64(7x7). Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 5d ago |
| viewers | 5d ago |
| ht1622b-lq64-etched.glb | 5d ago |
| ht1622b-lq64-etched.step | 5d ago |
| ht1622b-lq64-hero.glb | 5d ago |
| ht1622b-lq64-hero.overlay.json | 5d ago |
| ht1622b-lq64.glb | 5d ago |
| ht1622b-lq64.kicad_mod | 5d ago |
| ht1622b-lq64.kicad_sym | 5d ago |
| ht1622b-lq64.lbr | 5d ago |
| ht1622b-lq64.step | 5d ago |
| package.json | 5d ago |
| page.json | 5d ago |
| README.md | 5d ago |
HT1622B-LQ64
HGSEMI · LCD Drivers · LQFP-64(7x7)
HT1622B-LQ64 from HGSEMI, in a LQFP-64(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Active-low chip select input with pull-up; high resets the serial interface and blocks data/command transfer, low enables transfers. |
| 2 | NC | unconnected | No connect. |
| 3 | RD | input | READ clock input with pull-up; RAM data is output on DATA at the falling edge and can be latched by the host on the next rising edge. |
| 4 | WR | input | WRITE clock input with pull-up; data on DATA is latched into the HT1622B on the rising edge. |
| 5 | DATA | bidirectional | Serial data input/output with pull-up. |
| 6 | VSS | power_in | Ground. |
| 7 | OSCI | input | External system clock input; may be left floating when using the on-chip RC oscillator. |
| 8 | VDD | power_in | Power supply, 2.7V to 5.2V operating. |
| 9 | VLCD | input | LCD voltage input; must be less than or equal to VDD. |
| 10 | IRQ | output | Time base or WDT overflow flag output, N-channel open-drain. |
| 11 | BZ | output | Buzzer drive output at 2kHz or 4kHz, complementary to BZ-bar. |
| 12 | NC | unconnected | No connect. |
| 13 | BZ_N | output | Inverted buzzer drive output at 2kHz or 4kHz. |
| 14 | T1 | unconnected | Test pin, left floating. |
| 15 | T2 | unconnected | Test pin, left floating. |
| 16 | T3 | unconnected | Test pin, left floating. |
| 17 | COM0 | output | LCD common output. |
| 18 | COM1 | output | LCD common output. |
| 19 | NC | unconnected | No connect. |
| 20 | COM2 | output | LCD common output. |
| 21 | COM3 | output | LCD common output. |
| 22 | COM4 | output | LCD common output. |
| 23 | COM5 | output | LCD common output. |
| 24 | COM6 | output | LCD common output. |
| 25 | COM7 | output | LCD common output. |
| 26 | SEG0 | output | LCD segment output. |
| 27 | SEG1 | output | LCD segment output. |
| 28 | SEG2 | output | LCD segment output. |
| 29 | SEG3 | output | LCD segment output. |
| 30 | SEG4 | output | LCD segment output. |
| 31 | SEG5 | output | LCD segment output. |
| 32 | SEG6 | output | LCD segment output. |
| 33 | NC | unconnected | No connect. |
| 34 | NC | unconnected | No connect. |
| 35 | NC | unconnected | No connect. |
| 36 | SEG7 | output | LCD segment output. |
| 37 | SEG8 | output | LCD segment output. |
| 38 | SEG9 | output | LCD segment output. |
| 39 | SEG10 | output | LCD segment output. |
| 40 | SEG11 | output | LCD segment output. |
| 41 | SEG12 | output | LCD segment output. |
| 42 | SEG13 | output | LCD segment output. |
| 43 | SEG14 | output | LCD segment output. |
| 44 | SEG15 | output | LCD segment output. |
| 45 | SEG16 | output | LCD segment output. |
| 46 | SEG17 | output | LCD segment output. |
| 47 | SEG18 | output | LCD segment output. |
| 48 | SEG19 | output | LCD segment output. |
| 49 | NC | unconnected | No connect. |
| 50 | NC | unconnected | No connect. |
| 51 | NC | unconnected | No connect. |
| 52 | NC | unconnected | No connect. |
| 53 | SEG20 | output | LCD segment output. |
| 54 | SEG21 | output | LCD segment output. |
| 55 | SEG22 | output | LCD segment output. |
| 56 | SEG23 | output | LCD segment output. |
| 57 | SEG24 | output | LCD segment output. |
| 58 | SEG25 | output | LCD segment output. |
| 59 | SEG26 | output | LCD segment output. |
| 60 | SEG27 | output | LCD segment output. |
| 61 | SEG28 | output | LCD segment output. |
| 62 | SEG29 | output | LCD segment output. |
| 63 | SEG30 | output | LCD segment output. |
| 64 | SEG31 | output | LCD segment output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HGSEMI |
| Package | LQFP-64(7x7) |
| Category | LED Drivers |
| Pins | 64 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage (absolute maximum) | VDD | -0.3 | 5.5 | V | 10 | ||
| Storage temperature | TSTG | -50 | 125 | ℃ | 10 | ||
| Operating temperature | TOTG | -25 | 75 | ℃ | 10 | ||
| Pin soldering temperature | TLEAD | 260 | ℃ | soldering, 10 s | 10 | ||
| Operating voltage | VDD | 2.7 | 5.2 | V | 10 | ||
| Operating current (LCD on, internal RC oscillator) | IDD1 | 80 | 210 | µA | VDD=3V; no load, LCD on, internal RC oscillator | 10 | |
| Operating current (LCD on, internal RC oscillator) | IDD1 | 135 | 415 | µA | VDD=5V; no load, LCD on, internal RC oscillator | 10 | |
| Operating current (LCD off, internal RC oscillator) | IDD2 | 8 | 30 | µA | VDD=3V; no load, LCD off, internal RC oscillator | 10 | |
| Operating current (LCD off, internal RC oscillator) | IDD2 | 20 | 55 | µA | VDD=5V; no load, LCD off, internal RC oscillator | 10 | |
| Standby current (power-down mode) | ISTB | 1 | 8 | µA | VDD=3V; no load, power-down mode | 10 | |
| Standby current (power-down mode) | ISTB | 2 | 16 | µA | VDD=5V; no load, power-down mode | 10 | |
| Input low voltage | VIL | 0 | 0.6 | V | VDD=3V; DATA, WR, CS, RD | 10 | |
| Input low voltage | VIL | 0 | 1 | V | VDD=5V; DATA, WR, CS, RD | 10 | |
| Input high voltage | VIH | 2.4 | 3 | V | VDD=3V; DATA, WR, CS, RD | 10 | |
| Input high voltage | VIH | 4 | 5 | V | VDD=5V; DATA, WR, CS, RD | 10 | |
| Low-level sink current (BZ, BZ-bar, IRQ) | IOL1 | 0.9 | 1.8 | mA | VDD=3V; VOL=0.3V | 10 | |
| Low-level sink current (BZ, BZ-bar, IRQ) | IOL1 | 1.7 | 3 | mA | VDD=5V; VOL=0.5V | 10 | |
| High-level source current (BZ, BZ-bar) | IOH1 | -0.9 | -1.8 | mA | VDD=3V; VOH=2.7V | 10 | |
| High-level source current (BZ, BZ-bar) | IOH1 | -1.7 | -3 | mA | VDD=5V; VOH=4.5V | 10 | |
| Low-level sink current (DATA) | IOL1 | 200 | 450 | µA | VDD=3V; VOL=0.3V | 10 | |
| Low-level sink current (DATA) | IOL1 | 250 | 500 | µA | VDD=5V; VOL=0.5V | 10 | |
| High-level source current (DATA) | IOH1 | -200 | -450 | µA | VDD=3V; VOH=2.7V | 10 | |
| High-level source current (DATA) | IOH1 | -250 | -500 | µA | VDD=5V; VOH=4.5V | 10 | |
| LCD COM sink current | IOL2 | 15 | 40 | µA | VDD=3V; VOL=0.3V | 10 | |
| LCD COM sink current | IOL2 | 100 | 200 | µA | VDD=5V; VOL=0.5V | 10 | |
| LCD COM source current | IOH2 | -15 | -30 | µA | VDD=3V; VOH=2.7V | 10 | |
| LCD COM source current | IOH2 | -45 | -90 | µA | VDD=5V; VOH=4.5V | 10 | |
| LCD SEG sink current | IOL3 | 15 | 30 | µA | VDD=3V; VOL=0.3V | 10 | |
| LCD SEG sink current | IOL3 | 70 | 150 | µA | VDD=5V; VOL=0.5V | 10 | |
| LCD SEG source current | IOH3 | -6 | -13 | µA | VDD=3V; VOH=2.7V | 10 | |
| LCD SEG source current | IOH3 | -20 | -40 | µA | VDD=5V; VOH=4.5V | 10 | |
| Pull-up resistance | RPH | 100 | 200 | 300 | KΩ | VDD=3V; DATA, WR, CS, RD | 10 |
| Pull-up resistance | RPH | 50 | 100 | 150 | KΩ | VDD=5V; DATA, WR, CS, RD | 10 |
| System clock (on-chip RC oscillator) | fSYS1 | 22 | 32 | 40 | KHz | VDD=3V; on-chip RC oscillator | 11 |
| System clock (on-chip RC oscillator) | fSYS1 | 24 | 32 | 40 | KHz | VDD=5V; on-chip RC oscillator | 11 |
| LCD frequency (on-chip RC oscillator) | fLCD1 | 44 | 64 | 80 | Hz | VDD=3V; on-chip RC oscillator | 11 |
| LCD frequency (on-chip RC oscillator) | fLCD1 | 48 | 64 | 80 | Hz | VDD=5V; on-chip RC oscillator | 11 |
| Serial data clock (WR pin) | fCLK1 | 150 | KHz | VDD=3V; duty cycle 50% | 11 | ||
| Serial data clock (WR pin) | fCLK1 | 300 | KHz | VDD=5V; duty cycle 50% | 11 | ||
| Serial data clock (RD pin) | fCLK2 | 75 | KHz | VDD=3V; duty cycle 50% | 11 | ||
| Serial data clock (RD pin) | fCLK2 | 150 | KHz | VDD=5V; duty cycle 50% | 11 | ||
| WR, RD input pulse width | tCLk | 3.34 | µs | VDD=3V; write mode (Figure 1) | 11 | ||
| Serial data clock rise/fall time | tr,tf | 120 | ns | VDD=3V; Figure 1 | 11 | ||
| Serial data setup time to WR/RD clock | tsu | 120 | ns | VDD=3V; Figure 2 | 11 | ||
| Serial data hold time to WR/RD clock | th | 120 | ns | VDD=3V; Figure 2 | 11 | ||
| CS setup time to WR/RD clock | tsu1 | 100 | ns | VDD=3V; Figure 3 | 11 | ||
| CS hold time to WR/RD clock | th1 | 100 | ns | VDD=3V; Figure 3 | 11 | ||
| System clock (external clock) | fSYS2 | 32 | KHz | VDD=3V; external clock | 11 | ||
| LCD frequency (on-chip RC oscillator) | Flcd2 | 64 | Hz | VDD=3V; on-chip RC oscillator | 11 | ||
| Serial interface reset pulse width | tCS | 250 | ns | CS pin; Figure 3 | 11 |
CAD (KiCad official)
- Symbol:
HT1622B-LQ64 - Footprint:
Package_QFP:LQFP-64_7x7mm_P0.4mm - 3D model: LQFP-64(7x7) (KiCad packages3D, STEP)
- 3D model files:
ht1622b-lq64-etched.step/ht1622b-lq64-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ht1622b-lq64.step/ht1622b-lq64.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HGSEMI datasheet (16 pp, sha256
629faff42f6df09d, retrieved 2026-10-21, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).