main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers ht1584arez: viewers · Ray 17d ago
ht1584arez-etched.glb Publish 0.1.0 · Ray 17d ago
ht1584arez-etched.step ht1584arez: factory component page (tier=lcsc) · Ray 17d ago
ht1584arez-hero.glb ht1584arez: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
ht1584arez-hero.overlay.json Publish 0.1.0 · Ray 17d ago
ht1584arez.glb Publish 0.1.0 · Ray 17d ago
ht1584arez.kicad_mod Publish 0.1.0 · Ray 17d ago
ht1584arez.kicad_sym Publish 0.1.0 · Ray 17d ago
ht1584arez.lbr Publish 0.1.0 · Ray 17d ago
ht1584arez.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

HT1584AREZ

HTCSEMI · DC-DC Converters · ESOP-8

HT1584AREZ from HTCSEMI, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW output Switch node, the output of the high-side switch; a low forward drop Schottky diode to ground is required close to the SW pins to reduce switching spikes.
2 EN input Enable input: pulling it below the specified threshold (falling threshold 1.2V, rising threshold 1.5V) shuts the chip down, while pulling it above the threshold or leaving it floating enables the chip.
3 COMP passive Compensation node and output of the error amplifier where control loop frequency compensation is applied; COMP is clamped to 0.9V to 2.0V in operation and should not be pulled above 2.6V.
4 FB input Feedback input to the error amplifier; the output voltage is set by a resistive divider from VOUT to GND, scaled to the internal 0.8V reference.
5 GND power_in Ground, to be connected as close as possible to the output capacitor; the exposed pad must be connected to the GND plane for optimal thermal performance.
6 FREQ input Switching frequency program input: a resistor from this pin to ground sets the oscillator frequency, programmable from 100kHz to 1.5MHz.
7 VIN power_in Input supply for the internal control circuitry, both bootstrap regulators and the high-side switch, with a decoupling capacitor to ground placed close to this pin; operating input range is 4.5V to 28V.
8 BST power_out Bootstrap pin, the positive supply for the internal floating high-side MOSFET driver; a bypass capacitor is connected between this pin and SW.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer HTCSEMI
Package ESOP-8
Category Power Management (PMIC)
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Feedback Voltage VFB 0.776 0.8 0.824 V 4.5V < VIN < 28V 3
Current Limit 4 4.7 A 3
Error Amp Transconductance 40 60 80 µA/V ICOMP = ±3µA 3
VIN UVLO Threshold 2.7 3 3.3 V 3
EN Up Threshold 1.35 1.5 1.65 V 3
Shutdown Supply Current 12 20 µA VEN = 0V 3
Quiescent Supply Current 100 125 µA No load, VFB = 0.9V 3
Upper Switch On Resistance RDS(ON) 150 mΩ VBST, VSW = 5V 3
Upper Switch Leakage Current 1 µA VEN = 0V, VSW = 0V, VIN = 28V 3
COMP to Current Sense Transconductance GCS 9 A/V 3
Error Amp Voltage Gain 200 V/V 3
Error Amp Min Source Current 5 µA VFB = 0.7V 3
Error Amp Min Sink Current -5 µA VFB = 0.9V 3
VIN UVLO Hysteresis 0.35 V 3
Soft-Start Time 1.5 ms 0V < VFB < 0.8V 3
Oscillator Frequency 900 kHz RFREQ = 100kΩ 3
Thermal Shutdown 150 C 3
Thermal Shutdown Hysteresis 15 C 3
Minimum Off Time 100 ns 3
Minimum On Time 100 ns 3
EN Hysteresis 300 mV 3
Supply Voltage VIN 4.5 28 V 2
Output Voltage VOUT 0.8 25 V 2
Operating Junction Temperature TJ -20 125 C 2
Supply Voltage VIN -0.3 30 V 2
Switch Voltage VSW -0.3 V max printed as VIN + 0.3V 2
BST to SW Voltage -0.3 6 V 2
All Other Pins Voltage -0.3 6 V 2
Continuous Power Dissipation PD 2.5 W TA = +25°C 2
Junction Temperature 150 C 2
Lead Temperature 260 C 2
Storage Temperature -65 150 C 2
Thermal Resistance Junction-to-Ambient (SOIC8E) θJA 50 C/W Measured on JESD51-7, 4-layer PCB 2
Thermal Resistance Junction-to-Case (SOIC8E) θJC 10 C/W 2

CAD (KiCad official)

  • Symbol: HT1584AREZ
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)
  • 3D model files: ht1584arez-etched.step / ht1584arez-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ht1584arez.step / ht1584arez.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HTCSEMI datasheet (17 pp, sha256 04e48af99dc0f468, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF