component

HG9435M

Public Made by Adom

by adom

HGSEMI MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorshg9435mfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers hg9435m: viewers · Ray 17d ago
hg9435m-etched.glb Publish 0.1.0 · Ray 17d ago
hg9435m-etched.step hg9435m: factory component page (tier=lcsc) · Ray 17d ago
hg9435m-hero.glb hg9435m: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
hg9435m-hero.overlay.json Publish 0.1.0 · Ray 17d ago
hg9435m.glb Publish 0.1.0 · Ray 17d ago
hg9435m.kicad_mod Publish 0.1.0 · Ray 17d ago
hg9435m.kicad_sym Publish 0.1.0 · Ray 17d ago
hg9435m.lbr Publish 0.1.0 · Ray 17d ago
hg9435m.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

HG9435M

HGSEMI · MOSFETs · SOP-8

HG9435M from HGSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, tied internally with pins 2 and 3.
2 S passive Source of the P-channel MOSFET, tied internally with pins 1 and 3.
3 S passive Source of the P-channel MOSFET, tied internally with pins 1 and 2.
4 G input Gate of the P-channel MOSFET; gate-source voltage limit is ±20 V and threshold is -1 V min to -3 V max at ID=-250µA.
5 D passive Drain of the P-channel MOSFET, tied internally with pins 6, 7 and 8; VDS max -30 V and continuous ID ±5.3 A.
6 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 7 and 8; VDS max -30 V.
7 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 6 and 8; VDS max -30 V.
8 D passive Drain of the P-channel MOSFET, tied internally with pins 5, 6 and 7; VDS max -30 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: HG9435M
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: hg9435m-etched.step / hg9435m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hg9435m.step / hg9435m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (5 pp, sha256 f4bd17e64387f3a1, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF