Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

HEF4543BT

Nexperia · Signal Switches, Multiplexers, Decoders · SOIC-16

HEF4543BT from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LE input Latch enable input (active LOW); stores current BCD code into latches on LOW pulse.
2 D2 input BCD address input bit 2; one of four inputs D0-D3 for selecting digit 0-9 or blank display.
3 D1 input BCD address input bit 1; one of four inputs D0-D3 for selecting digit 0-9 or blank display.
4 D3 input BCD address input bit 3; one of four inputs D0-D3 for selecting digit 0-9 or blank display.
5 D0 input BCD address input bit 0; one of four inputs D0-D3 for selecting digit 0-9 or blank display.
6 PH input Phase input (active HIGH); for LCD apply square-wave; for LED select LOW (common cathode) or HIGH (common anode).
7 BL input Blanking input (active HIGH); forces all segment outputs LOW when HIGH, blanking the display.
8 VSS power_in Ground; reference supply voltage (0 V) for all inputs and outputs.
9 Qa output Segment output a; buffered 7-segment display output with IOL(max) = 3.6 mA and IOH(max) = -3.6 mA at VDD = 15 V.
10 Qb output Segment output b; buffered 7-segment display output.
11 Qc output Segment output c; buffered 7-segment display output.
12 Qd output Segment output d; buffered 7-segment display output.
13 Qe output Segment output e; buffered 7-segment display output.
14 Qg output Segment output g; buffered 7-segment display output.
15 Qf output Segment output f; buffered 7-segment display output.
16 VDD power_in Supply voltage; recommended operating range 3 V to 15 V referenced to VSS.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: HEF4543BT
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: hef4543bt-etched.step / hef4543bt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hef4543bt.step / hef4543bt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (13 pp, sha256 3c6e8caac1273355, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF