component

HEF4060BT

Public Made by Adom

by adom

Nexperia Counters / Dividers, SOIC-16. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogichef4060bt
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs hef4060bt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
hef4060bt-etched.fit.json hef4060bt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
hef4060bt-etched.glb hef4060bt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
hef4060bt-etched.step hef4060bt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
hef4060bt.glb Publish 0.1.0 · Ray
hef4060bt.kicad_mod Publish 0.1.0 · Ray
hef4060bt.kicad_sym Publish 0.1.0 · Ray
hef4060bt.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
hef4060bt.step Publish 0.1.0 · Ray
package.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json hef4060bt: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md hef4060bt: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

HEF4060BT

Nexperia · Counters / Dividers · SOIC-16

HEF4060BT from Nexperia, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Q11 output Buffered counter output for the 11th ripple-carry stage. CMOS push-pull output; VOH >= VDD-0.05 V at
2 Q12 output Buffered counter output for the 12th ripple-carry stage. CMOS push-pull output.
3 Q13 output Buffered counter output for the 13th ripple-carry stage. CMOS push-pull output.
4 Q5 output Buffered counter output for the 5th ripple-carry stage. CMOS push-pull output.
5 Q4 output Buffered counter output for the 4th ripple-carry stage. CMOS push-pull output.
6 Q6 output Buffered counter output for the 6th ripple-carry stage. CMOS push-pull output.
7 Q3 output Buffered counter output for the 3rd ripple-carry stage. CMOS push-pull output.
8 VSS power_in Ground supply voltage (0 V reference).
9 CEXT passive External capacitor connection for the on-chip RC/crystal oscillator. Leave floating when driving RS with an external clock.
10 REXT passive Oscillator pin; external resistor connection for the on-chip RC/crystal oscillator. Leave floating when driving RS with an external clock.
11 RS input Clock input / oscillator pin. Counter advances on HIGH-to-LOW transition of RS. May be driven by an external clock signal in lieu of using the internal oscillator.
12 MR input Master reset (asynchronous, active HIGH). A HIGH level clears all counter stages and forces all outputs LOW independent of other inputs.
13 Q8 output Buffered counter output for the 8th ripple-carry stage. CMOS push-pull output.
14 Q7 output Buffered counter output for the 7th ripple-carry stage. CMOS push-pull output.
15 Q9 output Buffered counter output for the 9th ripple-carry stage. CMOS push-pull output.
16 VDD power_in Positive supply voltage. Operating range 3.0 V to 15.0 V (absolute max +18 V). Bypass close to the pin.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOIC-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • HEF4060BT
  • HEF4060BTT

CAD (KiCad official)

  • Symbol: HEF4060BT
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)
  • 3D model files: hef4060bt-etched.step / hef4060bt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hef4060bt.step / hef4060bt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (14 pp, sha256 3cbb319a05862869, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF