component

HCPL-050L-500E

Public Made by Adom

by adom

Broadcom AVAGO Logic Output Optoisolators, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentoptoisolatorshcpl-050l-500efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
hcpl-050l-500e / README.md
History Download
Ray Publish 0.1.0 483e84c 9h ago

HCPL-050L-500E

Broadcom AVAGO · Logic Output Optoisolators · SOP-8

HCPL-050L-500E from Broadcom AVAGO, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection; the functional diagram labels this pin NC, so it should be left unconnected.
2 ANODE input LED anode input; the reverse LED input voltage (pin 3-2) is rated at 5 V maximum, and forward input current IF(ON) is 16 to 20 mA in the recommended operating conditions.
3 CATHODE input LED cathode input; the reverse LED input voltage (pin 3-2) is rated at 5 V maximum and the input forward voltage is 0 to 0.8 V when off.
4 NC unconnected No connection; the functional diagram labels this pin NC, so it should be left unconnected.
5 GND power_in Ground reference for the output and supply; a 0.1 µF bypass capacitor should be connected between pins 5 and 8.
6 VO output Open-collector output; average output current (pin 6) is limited to 8 mA and output voltage (pin 6-5) to -0.5 V to 7 V.
7 VB power_in Photodiode bias connection, separate from the output collector; base current IB is limited to 5 mA maximum.
8 VCC power_in Supply voltage; recommended range is 2.7 V to 7.0 V (absolute maximum -0.5 V to 7 V, pin 8-5), with a 0.1 µF bypass to pin 5.

Key specifications

Parameter Value
Manufacturer Broadcom AVAGO
Package SOP-8
Category Optoisolators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Storage Temperature TS -55 125 °C 7
Operating Temperature (absolute maximum) TA -55 100 °C 7
Average Forward Input Current IF(AVG) 25 mA 7
Peak Forward Input Current IF(PEAK) 50 mA 50% duty cycle, 1 ms pulse width 7
Peak Transient Input Current IF(TRANS) 1 A ≤ 1 µs pulse width, 300 pps 7
Reverse LED Input Voltage (Pin 3-2) VR 5 V 7
Input Power Dissipation PIN 45 mW 7
Average Output Current (Pin 6) IO(AVG) 8 mA 7
Peak Output Current IO(PEAK) 16 mA 7
Emitter-Base Reverse Voltage VEBR 5 V 7
Supply Voltage (Pin 8-5) VCC -0.5 7 V 7
Output Voltage (Pin 6-5) VO -0.5 7 V 7
Base Current IB 5 mA 7
Output Power Dissipation PO 100 mW 7
Supply Voltage VCC 2.7 7 V 7
Forward Input Current (ON) IF(ON) 16 20 mA 7
Forward Input Voltage (OFF) VF(OFF) 0 0.8 V 7
Operating Temperature (recommended) TA 0 85 °C 7
Current Transfer Ratio (3.3 V) CTR 15 20 50 % TA = 25°C, VO = 0.4 V, IF = 16 mA, VCC = 3.3 V 8
Logic Low Output Voltage (3.3 V) VOL 0.05 0.3 V TA = 25°C, IO = 3.0 mA, IF = 16 mA, VCC = 3.3 V 8
Logic High Output Current (3.3 V) IOH 0.003 1 µA TA = 25°C, VO = VCC = 3.3 V, IF = 0 mA 8
Logic Low Supply Current (3.3 V) ICCL 43 100 µA IF = 16 mA, VO = Open, VCC = 3.3 V 8
Logic High Supply Current (3.3 V) ICCH 0.005 0.3 µA TA = 25°C, IF = 0 mA, VO = Open, VCC = 3.3 V 8
Input Forward Voltage (3.3 V table) VF 1.52 1.7 V TA = 25°C, IF = 16 mA 8
Input Reverse Breakdown Voltage BVR 5 V IR = 10 µA 8
Current Transfer Ratio (5 V) CTR 19 24 50 % VO = 0.4 V, TA = 25°C, VCC = 4.5 V, IF = 16 mA 8
Logic Low Output Voltage (5 V) VOL 0.1 0.4 V IO = 3.0 mA, TA = 25°C, IF = 16 mA, VCC = 4.5 V 8
Logic High Output Current (5 V) IOH 0 0.5 µA VO = VCC = 5.5 V, IF = 0 mA, TA = 25°C 8
Logic Low Supply Current (5 V) ICCL 50 200 µA VCC = 7 V, IF = 16 mA, VO = Open 8
Logic High Supply Current (5 V) ICCH 0.02 1 µA TA = 25°C, IF = 0 mA, VO = Open, VCC = 7 V 8
Input Forward Voltage (5 V table) VF 1.5 1.7 V TA = 25°C, IF = 16 mA 8
Input Forward Voltage (second max value, 5 V table) VF 1.8 V 8
Propagation Delay Time to Logic Low at Output (3.3 V) tPHL 0.35 1 µs RL = 1.9 kΩ 9
Propagation Delay Time to Logic High at Output (3.3 V) tPLH 0.65 1 µs RL = 1.9 kΩ 9
Common Mode Transient Immunity at Logic High Output (3.3 V) /CMH/ 1 kV/µs RL = 4.1 kΩ and RL = 1.9 kΩ, IF = 0 mA, TA = 25°C, VCM = 10 Vp-p, CL = 15 pF 9
Common Mode Transient Immunity at Logic Low Output (3.3 V) /CML/ 1 kV/µs RL = 4.1 kΩ and RL = 1.9 kΩ, IF = 16 mA, TA = 25°C, VCM = 10 Vp-p, CL = 15 pF 9
Propagation Delay Time to Logic Low at Output (5 V) tPHL 0.2 0.8 µs TA = 25°C, RL = 1.9 kΩ 9
Propagation Delay Time to Logic High at Output (5 V) tPLH 0.6 0.8 µs TA = 25°C, RL = 1.9 kΩ 9
Common Mode Transient Immunity at Logic High Output (5 V) /CMH/ 1 kV/µs RL = 1.9 kΩ, IF = 0 mA, TA = 25°C, /VCM/ = 10 Vp-p, CL = 15 pF 9
Common Mode Transient Immunity at Logic Low Output (5 V) /CML/ 1 kV/µs RL = 1.9 kΩ, IF = 16 mA, TA = 25°C, /VCM/ = 10 Vp-p 9
Input-Output Momentary Withstand Voltage VISO 3750 V rms RH < 50%, t = 1 min., TA = 25°C 10
Input-Output Resistance RI-O 1012 Ω VI-O = 500 Vdc 10

CAD (KiCad official)

  • Symbol: HCPL-050L-500E
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: hcpl-050l-500e-etched.step / hcpl-050l-500e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hcpl-050l-500e.step / hcpl-050l-500e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Broadcom AVAGO datasheet (12 pp, sha256 8b3e2276c91c67b8, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF