component
HCNW4506-300E
Public Made by Adomby adom
Broadcom Limited Logic Output Optoisolators, DIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownHCNW4506-300E
Broadcom Limited · Logic Output Optoisolators · DIP-8
HCNW4506-300E from Broadcom Limited, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No internal connection shown in the functional diagram. |
| 2 | ANODE | input | LED anode input; the output VO is HIGH when the LED is ON and LOW when it is OFF. |
| 3 | CATHODE | input | LED cathode input; the output VO is HIGH when the LED is ON and LOW when it is OFF. |
| 4 | NC | unconnected | No internal connection shown in the functional diagram. |
| 5 | GND | power_in | Ground (VEE) of the output detector; a 0.1-µF bypass capacitor must be connected between VCC and this pin. |
| 6 | VO | output | Detector output, HIGH when the LED is ON and LOW when OFF; shorting pins 6 and 7 enables the on-chip 20-kΩ pull-up resistor. |
| 7 | VL | passive | Connection to the on-chip 20-kΩ output pull-up resistor, enabled by shorting pins 6 and 7, eliminating an external pull-up. |
| 8 | VCC | power_in | Positive supply for the output detector; a 0.1-µF bypass capacitor must be connected between VCC and VEE. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Broadcom Limited |
| Package | DIP-8 |
| Category | Optoisolators |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Current Transfer Ratio | CTR | 44 | 90 | % | IF = 10 mA, VO = 0.6V | 11 | |
| Low Level Output Current | IOL | 4.4 | 9 | mA | IF = 10 mA, VO = 0.6V | 11 | |
| Low Level Output Voltage | VOL | 0.3 | 0.6 | V | IO = 2.4 mA | 11 | |
| Input Threshold Current | ITH | 1.5 | 5 | mA | VO = 0.8V, IO = 0.75 mA | 11 | |
| High Level Output Current | IOH | 5 | 50 | µA | VF = 0.8V | 11 | |
| High Level Supply Current | ICCH | 0.6 | 1.3 | mA | VF = 0.8V, VO = Open | 11 | |
| Low Level Supply Current | ICCL | 0.6 | 1.3 | mA | IF = 10 mA, VO = Open | 11 | |
| Input Forward Voltage | VF | 1.6 | 1.85 | V | IF = 10 mA | 11 | |
| Input Reverse Breakdown Voltage | BVR | 3 | V | IR = 100 µA | 11 | ||
| Temperature Coefficient of Forward Voltage | ΔVF/ΔTA | -1.3 | mV/°C | IF = 10 mA | 11 | ||
| Input Capacitance | CIN | 72 | pF | f = 1 MHz, VF = 0V | 11 | ||
| Internal Pull-up Resistor | RL | 14 | 20 | 25 | kΩ | TA = 25°C | 11 |
| Internal Pull-up Resistor Temperature Coefficient | ΔRL/ΔTA | 0.014 | kΩ/°C | 11 | |||
| Propagation Delay to Logic Low (external RL) | tPHL | 30 | 200 | 400 | ns | CL = 100 pF, RL = 20 kΩ external, IF(on) = 10 mA, VCC = 15.0V | 12 |
| Propagation Delay to Logic High (external RL) | tPLH | 270 | 400 | 550 | ns | CL = 100 pF, RL = 20 kΩ external | 12 |
| Pulse Width Distortion (external RL) | PWD | 200 | 450 | ns | CL = 100 pF | 12 | |
| Propagation Delay Difference Between Any 2 Parts (external RL) | tPLH, tPHL | -150 | 200 | 450 | ns | 12 | |
| Output High Level Common Mode Transient Immunity (external RL) | /CMH/ | 15 | 30 | kV/µs | IF = 0 mA, VO > 3.0V, VCC = 15.0V, CL = 100 pF, VCM = 1500 Vp-p, TA = 25°C | 12 | |
| Output Low Level Common Mode Transient Immunity (external RL) | /CML/ | 15 | 30 | kV/µs | IF = 10 mA, VO < 1.0V | 12 | |
| Propagation Delay to Logic Low (internal pull-up) | TPHL | 20 | 200 | 400 | ns | IF(on) = 10 mA, VF(off) = 0.8V, VCC = 15.0V, CL = 100 pF | 13 |
| Propagation Delay to Logic High (internal pull-up) | tPLH | 220 | 450 | 650 | ns | 13 | |
| Pulse Width Distortion (internal pull-up) | PWD | 250 | 500 | ns | 13 | ||
| Propagation Delay Difference Between Any 2 Parts (internal pull-up) | tPLH, tPHL | -150 | 250 | 500 | ns | 13 | |
| Output High Level CMTI (internal pull-up) | /CMH/ | 30 | kV/µs | IF = 0 mA, VO > 3.0V, VCC = 15.0V, CL = 100 pF, VCM = 1500 Vp-p, TA = 25°C | 13 | ||
| Output Low Level CMTI (internal pull-up) | /CML/ | 30 | kV/µs | IF = 16 mA, VO < 1.0V | 13 | ||
| Power Supply Rejection | PSR | 1 | Vp-p | Square Wave, tRISE, tFALL > 5 ns, no bypass capacitors | 13 | ||
| Input-Output Momentary Withstand Voltage | VISO | 5000 | Vrms | RH < 50%, t = 1 min., TA = 25°C | 14 | ||
| Capacitance (Input-Output) | CI-O | 0.5 | pF | f = 1 MHz | 14 | ||
| Storage Temperature | TS | -55 | 125 | °C | 10 | ||
| Operating Temperature | TA | -40 | 100 | °C | 10 | ||
| Average Input Current | IF(AVG) | 25 | mA | Derate linearly above 90°C at 0.8 mA/°C | 10 | ||
| Peak Input Current | IF(PEAK) | 50 | mA | 50% duty cycle, ≤1 ms pulse width; derate above 90°C at 1.6 mA/°C | 10 | ||
| Peak Transient Input Current | IF(TRAN) | 1 | A | <1 µs pulse width, 300 pps | 10 | ||
| Reverse Input Voltage | VR | 3 | V | Pin 3 to 2, HCNW4506 | 10 | ||
| Average Output Current | IO(AVG) | 15 | mA | Pin 6 | 10 | ||
| Resistor Voltage | V7 | -0.5 | V | Pin 7; max VCC | 10 | ||
| Output Voltage | VO | -0.5 | 30 | V | Pin 6 to 5 | 10 | |
| Supply Voltage | VCC | -0.5 | 30 | V | Pin 8 to 5 | 10 | |
| Output Power Dissipation | PO | 100 | mW | Derate linearly above 90°C at 3.0 mW/°C | 10 | ||
| Total Power Dissipation | PT | 145 | mW | Derate linearly above 90°C at 4.2 mW/°C | 10 | ||
| Power Supply Voltage | VCC | 4.5 | 30 | V | 10 | ||
| Output Voltage | VO | 0 | 30 | V | 10 | ||
| Input Current (ON) | IF(ON) | 10 | 20 | mA | 10 | ||
| Input Voltage (OFF) | VF(OFF) | -5 | 0.8 | V | Recommended VF(OFF) = -3V to 0.8V for HCNW4506 | 10 | |
| Operating Temperature | TA | -40 | 100 | °C | 10 | ||
| Maximum Working Insulation Voltage | VIORM | 1414 | Vpeak | HCNW4506 | 9 | ||
| Input to Output Test Voltage, Method b | VPR | 2652 | Vpeak | VIORM × 1.875, 100% production test, tm = 1 s, partial discharge < 5 pC | 9 | ||
| Input to Output Test Voltage, Method a | VPR | 2262 | Vpeak | VIORM × 1.6, tm = 60 s, partial discharge < 5 pC | 9 | ||
| Highest Allowable Overvoltage | VIOTM | 8000 | Vpeak | tini = 60 seconds | 9 | ||
| Safety Limiting Case Temperature | TS | 150 | °C | 9 | |||
| Safety Limiting Input Current | IS,INPUT | 400 | mA | 9 | |||
| Safety Limiting Output Power | PS,OUTPUT | 700 | mW | 9 |
CAD (KiCad official)
- Symbol:
HCNW4506-300E - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: DIP-8 (KiCad packages3D, STEP)
- 3D model files:
hcnw4506-300e-etched.step/hcnw4506-300e-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);hcnw4506-300e.step/hcnw4506-300e.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Broadcom Limited datasheet (23 pp, sha256
6a8b68367e6ac48f, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).