component

HC32L176MATA-LQFP80

Public Made by Adom

by adom

XHSC Microcontrollers (MCU/MPU/SOC), LQFP-80(12x12). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllershc32l176mata-lqfp80factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
hc32l176mata-lqfp80 / README.md
History Download
Ray Publish 0.1.0 5161d28 8d ago

HC32L176MATA-LQFP80

XHSC · Microcontrollers (MCU/MPU/SOC) · LQFP-80(12x12)

HC32L176MATA-LQFP80 from XHSC, in a LQFP-80(12x12). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PE02 bidirectional Port PE02 general-purpose I/O with digital alternate function PCA_ECI (PCA external clock input); reset state is high-impedance input.
2 PE03 bidirectional Port PE03 general-purpose I/O with digital alternate function PCA_CH0; reset state is high-impedance input.
3 PE04 bidirectional Port PE04 general-purpose I/O with digital alternate function PCA_CH1; reset state is high-impedance input.
4 PE05 bidirectional Port PE05 general-purpose I/O with digital alternate function PCA_CH2; reset state is high-impedance input.
5 VCAP power_out Internal LDO core-supply output for internal circuits only; requires an external decoupling capacitor of at least 1 µF.
6 PC13 bidirectional Port PC13 general-purpose I/O with digital alternate functions RTC_1HZ and TIM3_CH1B, and analog LVD0 input.
7 XTLI/PC14 bidirectional Low-speed crystal (32.768 kHz) oscillator input XTLI, also general-purpose port PC14.
8 XTLO/PC15 bidirectional Low-speed crystal (32.768 kHz) oscillator output XTLO, also general-purpose port PC15.
9 XTHI/PF00 bidirectional High-speed crystal (4-32 MHz) oscillator input XTHI, also port PF00 with alternate functions I2C0_SDA and UART1_TXD.
10 XTHO/PF01 bidirectional High-speed crystal (4-32 MHz) oscillator output XTHO, also port PF01 with alternate functions I2C0_SCL, TIM4_CHB and UART1_RXD.
11 RESETB input Reset input with CMOS Schmitt trigger (hysteresis 200 mV), non-disconnectable weak pull-up of about 80 kΩ, and 100 ns filtered / 300 ns non-filtered pulse thresholds.
12 SEG27/PC00 bidirectional Port PC00 with LCD segment output SEG27 and digital functions LPTIM_GATE, PCNT_S0, UART1_CTS, UART2_RTS; analog AIN10, VC0_INP0, VC1_INN0.
13 SEG26/PC01 bidirectional Port PC01 with LCD segment output SEG26 and digital functions LPTIM_TOG, TIM5_CHB, UART1_RTS, PCNT_S0FO, UART2_CTS; analog AIN11, VC0_INP1, VC1_INN1.
14 SEG25/PC02 bidirectional Port PC02 with LCD segment output SEG25 and digital functions SPI1_MISO, LPTIM_TOGN, PCNT_S1, UART2_RXD; analog AIN12, VC0_INP2, VC1_INN2.
15 SEG24/PC03 bidirectional Port PC03 with LCD segment output SEG24 and digital functions SPI1_MOSI, LPTIM_ETR, LPTIM_TOGN, PCNT_S1FO, UART2_TXD; analog AIN13, VC0_INP3, VC1_INN3.
16 AVSS power_in Analog ground; must be connected to the system ground.
17 AVCC power_in Analog supply; must be the same voltage as DVCC, operating range 1.8-5.5 V, with a decoupling capacitor close to the pin.
18 SEG23/PA00 bidirectional Port PA00 with LCD segment output SEG23 and digital functions UART1_CTS, LPUART1_TXD, TIM0_ETR, VC0_OUT, TIM1_CHA, TIM3_ETR, TIM0_CHA; analog AIN0, VC0_INP4, VC0_INN0, VC1_INP0, VC1_INN4.
19 SEG22/PA01 bidirectional Port PA01 with LCD segment output SEG22 and digital functions UART1_RTS, LPUART1_RXD, TIM0_CHB, TIM1_ETR, TIM1_CHB, HCLK_OUT, SPI1_MOSI; analog AIN1, VC0_INP5, VC0_INN1, VC1_INP1, VC1_INN5.
20 SEG21/PA02 bidirectional Port PA02 with LCD segment output SEG21 and digital functions UART1_TXD, TIM0_CHA, VC1_OUT, TIM1_CHA, TIM2_CHA, PCLK_OUT, SPI1_MISO; analog AIN2, VC0_INP6, VC0_INN2, VC1_INP2.
21 SEG20/PA03 bidirectional Port PA03 with LCD segment output SEG20 and digital functions UART1_RXD, TIM0_GATE, TIM1_CHB, TIM2_CHB, SPI1_CS, TIM3_CH1A, TIM5_CHA; analog AIN3, VC0_INP7, VC0_INN3, VC1_INP3.
22 PF04 bidirectional Port PF04 general-purpose I/O; the pin-function table lists no peripheral alternate function for PF04.
23 PF05 bidirectional Port PF05 general-purpose I/O; the pin-function table lists no peripheral alternate function for PF05.
24 SEG19/PA04 bidirectional Port PA04 with LCD segment output SEG19 and digital functions SPI0_CS, UART1_TXD, PCA_CH4, TIM2_ETR, TIM5_CHA, LVD_OUT, TIM3_CH2B; analog AIN4, VC0_INP8, VC0_INN4, VC1_INP4, DAC_OUT, OPA_OUT0.
25 SEG18/PA05 bidirectional Port PA05 with LCD segment output SEG18 and digital functions SPI0_SCK, TIM0_ETR, PCA_ECI, TIM0_CHA, TIM5_CHB, XTL_OUT, XTH_OUT.
26 SEG17/PA06 bidirectional Port PA06 with LCD segment output SEG17 and digital functions SPI0_MISO, PCA_CH0, TIM3_BK, TIM1_CHA, VC0_OUT, TIM3_GATE, LPUART0_CTS.
27 SEG16/PA07 bidirectional Port PA07 with LCD segment output SEG16 and digital functions SPI0_MOSI, PCA_CH1, HCLK_OUT, TIM3_CH0B, TIM2_CHA, VC1_OUT, TIM4_CHB.
28 SEG15/PC04 bidirectional Port PC04 with LCD segment output SEG15 and digital functions LPUART0_TXD, TIM2_ETR, IR_OUT, VC2_OUT.
29 SEG14/PC05 bidirectional Port PC05 with LCD segment output SEG14 and digital functions LPUART0_RXD, TIM6_CHB, PCA_CH4.
30 SEG13/PB00 bidirectional Port PB00 with LCD segment output SEG13 and digital functions PCA_CH2, TIM3_CH1B, LPUART0_TXD, TIM5_CHB, RCH_OUT, RCL_OUT, PLL_OUT.
31 SEG12/PB01 bidirectional Port PB01 with LCD segment output SEG12 and digital functions PCA_CH3, PCLK_OUT, TIM3_CH2B, TIM6_CHB, LPUART0_RTS, VC2_OUT, TCLK_OUT.
32 SEG11/PB02 bidirectional Port PB02 with LCD segment output SEG11 and digital functions LPTIM_TOG, PCA_ECI, LPUART1_TXD, TIM4_CHA, TIM1_BK, TIM0_BK, TIM2_BK.
33 PE11 bidirectional Port PE11 general-purpose I/O with digital alternate function TIM3_CH1A; reset state is high-impedance input.
34 SEG51/PE12 bidirectional Port PE12 with LCD segment output SEG51 and digital functions TIM3_CH2B, SPI0_CS, UART3_CTS.
35 SEG50/PE13 bidirectional Port PE13 with LCD segment output SEG50 and digital functions TIM3_CH2A, SPI0_SCK, UART3_RTS.
36 SEG49/PE14 bidirectional Port PE14 with LCD segment output SEG49 and digital functions TIM3_CH0B, SPI0_MISO, UART3_RXD.
37 SEG10/PB10 bidirectional Port PB10 with LCD segment output SEG10 and digital functions I2C1_SCL, SPI1_SCK, TIM1_CHA, LPUART0_TXD, TIM3_CH1A, LPUART1_RTS, UART1_RTS.
38 SEG9/PB11 bidirectional Port PB11 with LCD segment output SEG9 and digital functions I2C1_SDA, TIM1_CHB, LPUART0_RXD, TIM2_GATE, TIM6_CHA, LPUART1_CTS, UART1_CTS.
39 DVSS power_in Digital ground; must be connected to the system ground.
40 DVCC power_in Digital supply, operating range 1.8-5.5 V; must be the same voltage as AVCC and decoupled with a capacitor close to the pin.
41 PB12/SEG8 bidirectional Port PB12 with LCD segment output SEG8 and digital functions SPI1_CS, TIM3_BK, LPUART0_TXD, TIM0_BK, LPUART0_RTS, TIM6_CHA.
42 PB13/SEG7 bidirectional Port PB13 with LCD segment output SEG7 and digital functions SPI1_SCK, I2C1_SCL, TIM3_CH0B, LPUART0_CTS, TIM1_CHA, TIM1_GATE, TIM6_CHB.
43 PB14/SEG6 bidirectional Port PB14 with LCD segment output SEG6 and digital functions SPI1_MISO, I2C1_SDA, TIM3_CH1B, TIM0_CHA, RTC_1HZ, LPUART0_RTS, TIM1_BK.
44 PB15/SEG5 bidirectional Port PB15 with LCD segment output SEG5 and digital functions SPI1_MOSI, TIM3_CH2B, TIM0_CHB, TIM0_GATE, LPUART1_RXD.
45 PD08/SEG47 bidirectional Port PD08 with LCD segment output SEG47 and digital function LPUART0_TXD.
46 PD09/SEG46 bidirectional Port PD09 with LCD segment output SEG46 and digital function LPUART0_RXD.
47 PD10/SEG45 bidirectional Port PD10 with LCD segment output SEG45 and digital function LPUART0_TXD.
48 PD11/SEG44 bidirectional Port PD11 with LCD segment output SEG44 and digital function LPUART0_CTS.
49 PC06/SEG4 bidirectional Port PC06 with LCD segment output SEG4 and digital functions PCA_CH0, TIM4_CHA, TIM2_CHA, LPTIM1_GATE, UART3_RXD.
50 PC07/SEG3 bidirectional Port PC07 with LCD segment output SEG3 and digital functions PCA_CH1, TIM5_CHA, TIM2_CHB, LPTIM1_ETR, UART3_TXD.
51 PC08/SEG2 bidirectional Port PC08 with LCD segment output SEG2 and digital functions PCA_CH2, TIM6_CHA, TIM2_ETR, LPTIM1_TOG, UART3_CTS.
52 PC09/SEG1 bidirectional Port PC09 with LCD segment output SEG1 and digital functions PCA_CH3, TIM4_CHB, TIM1_ETR, LPTIM1_TOGN, UART3_RTS.
53 PA08/SEG0 bidirectional Port PA08 with LCD segment output SEG0 and digital functions UART0_TXD, TIM3_CH0A, TIM1_GATE, TIM4_CHA, TIM3_BK.
54 PA09/COM0 bidirectional Port PA09 with LCD common output COM0 and digital functions UART0_TXD, TIM3_CH1A, TIM0_BK, I2C0_SCL, HCLK_OUT, TIM5_CHA.
55 PA10/COM1 bidirectional Port PA10 with LCD common output COM1 and digital functions UART0_RXD, TIM3_CH2A, TIM2_BK, I2C0_SDA, TIM2_GATE, PCLK_OUT, TIM6_CHA.
56 PA11/COM2 bidirectional Port PA11 with LCD common output COM2 and digital functions UART0_CTS, TIM3_GATE, I2C1_SCL, VC0_OUT, SPI0_MISO, TIM4_CHB.
57 PA12/COM3 bidirectional Port PA12 with LCD common output COM3 and digital functions UART0_RTS, TIM3_ETR, I2C1_SDA, VC1_OUT, SPI0_MOSI, PCNT_S0.
58 PA13/SWDIO bidirectional Serial-wire debug data I/O (SWDIO) and port PA13, also with digital functions IR_OUT, UART0_RXD, LVD_OUT, TIM3_ETR, RTC_1HZ, PCNT_S1, VC2_OUT.
59 PF06 bidirectional Port PF06 general-purpose I/O with digital functions I2C1_SCL, LPUART1_CTS, UART0_CTS.
60 PF07 bidirectional Port PF07 general-purpose I/O with digital functions I2C1_SDA, LPUART1_RTS, UART0_RTS.
61 PA14/SWCLK bidirectional Serial-wire debug clock (SWCLK) and port PA14, also with digital functions UART1_TXD, UART0_TXD, TIM3_CH2A, LVD_OUT, RCH_OUT, RCL_OUT, PLL_OUT.
62 PA15 bidirectional Port PA15 general-purpose I/O with digital functions SPI0_CS, UART1_RXD, LPUART1_RTS, TIM0_ETR, TIM0_CHA, TIM3_CH1A.
63 PC10/COM4/SEG39 bidirectional Port PC10 with LCD common output COM4 and segment output SEG39, digital functions LPUART1_TXD, LPUART0_TXD, PCA_CH2.
64 PC11/COM5/SEG38 bidirectional Port PC11 with LCD common output COM5 and segment output SEG38, digital functions LPUART1_RXD, LPUART0_RXD, PCA_CH3, PCNT_S0FO.
65 PC12/COM6/SEG37 bidirectional Port PC12 with LCD common output COM6 and segment output SEG37, digital functions LPUART0_TXD, LPUART1_TXD, PCA_CH4, PCNT_S1FO.
66 PD00 bidirectional Port PD00 general-purpose I/O with digital function SPI1_CS.
67 PD01 bidirectional Port PD01 general-purpose I/O with digital function SPI1_SCK.
68 PD02/COM7/SEG36 bidirectional Port PD02 with LCD common output COM7 and segment output SEG36, digital functions PCA_ECI, LPUART0_RTS, TIM1_ETR.
69 PD03 bidirectional Port PD03 general-purpose I/O with digital functions UART1_CTS, SPI1_MISO, LPTIM1_TOG.
70 PD04 bidirectional Port PD04 general-purpose I/O with digital functions UART1_RTS, SPI1_MOSI, LPTIM1_TOGN.
71 PB03/SEG35/VLCDH bidirectional Port PB03 with LCD segment output SEG35 and LCD voltage pin VLCDH (external resistor/capacitor mode), digital functions SPI0_SCK, TIM0_CHB, TIM1_GATE, TIM3_CH0A, LPTIM_GATE, XTL_OUT, XTH_OUT.
72 PB04/SEG34/VLCD3 bidirectional Port PB04 with LCD segment output SEG34 and LCD voltage pin VLCD3 (external resistor/capacitor mode), digital functions SPI0_MISO, PCA_CH0, TIM2_BK, UART0_CTS, TIM2_GATE, TIM3_CH0B, LPTIM_ETR.
73 PB05/SEG33/VLCD2 bidirectional Port PB05 with LCD segment output SEG33 and LCD voltage pin VLCD2 (external resistor/capacitor mode), digital functions SPI0_MOSI, TIM1_BK, PCA_CH1, LPTIM_GATE, PCNT_S0, UART0_RTS.
74 PB06/SEG32/VLCD1 bidirectional Port PB06 with LCD segment output SEG32 and LCD voltage pin VLCD1 (external resistor/capacitor mode), digital functions I2C0_SCL, UART0_TXD, TIM1_CHB, TIM0_CHA, LPTIM_ETR, TIM3_CH0A, LPTIM_TOG.
75 PB07/SEG31 bidirectional Port PB07 with LCD segment output SEG31 and digital functions I2C0_SDA, UART0_RXD, TIM2_CHB, LPUART1_CTS, TIM0_CHB, LPTIM_TOGN, PCNT_S1; also an LVD monitor input.
76 BOOT0 input Boot mode select sampled at reset: high selects ISP programming mode, low selects user mode running Flash code with SWD programming; the datasheet associates this pin with PF11.
77 PB08/SEG29 bidirectional Port PB08 with LCD segment output SEG29 and digital functions I2C0_SCL, TIM1_CHA, TIM2_CHA, TIM0_GATE, TIM3_CH2A, UART0_TXD; also an LVD monitor input.
78 PB09/SEG28 bidirectional Port PB09 with LCD segment output SEG28 and digital functions I2C0_SDA, IR_OUT, SPI1_CS, TIM2_CHA, TIM2_CHB, UART0_RXD.
79 DVSS power_in Digital ground; must be connected to the system ground.
80 DVCC power_in Digital supply, operating range 1.8-5.5 V; must be the same voltage as AVCC and decoupled with a capacitor close to the pin.

Key specifications

Parameter Value
Manufacturer XHSC
Package LQFP-80(12x12)
Category Embedded Processors & Controllers
Pins 80

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
External main supply voltage VCC-VSS (incl. AVCC and DVCC) VCC - VSS -0.3 5.5 V 49
Voltage difference between different supply pins /ΔVCCx/ 50 mV 49
Voltage difference between different ground pins /VSSx - VSS/ 50 mV 49
Total current through DVCC/AVCC supply lines IVCC 300 mA 49
Total current through VSS ground line IVSS 300 mA 49
Output sink current, any I/O and control pin IIO 25 mA 49
Output current, any I/O and control pin IIO -25 mA 49
Injection current, RESETB pin IINJ(PIN) -5 5 mA 49
Injection current, XTHI and XTLI pins IINJ(PIN) -5 5 mA 49
Injection current, other pins IINJ(PIN) -5 5 mA 49
Total injection current, all I/O and control pins ∑IINJ(PIN) -25 25 mA 49
Operating supply voltage VCC VCC 1.8 5.5 V 1
Operating ambient temperature TA -40 85 ℃ 1
Internal 2.5V reference voltage VREF25 VREF25 2.475 2.5 2.525 V 常温25°C 3.3V 54
Internal 2.5V reference voltage VREF25 over temperature VREF25 2.463 2.5 2.525 V -4085°C 2.85.5V 54
Internal 1.5V reference voltage VREF15 VREF15 1.485 1.5 1.515 V 常温25°C 3.3V 54
Internal 1.5V reference voltage VREF15 over temperature VREF15 1.477 1.5 1.519 V -4085°C 1.85.5V 54
Supply current IDD, Run while(1) in Flash, all peripherals ON, RCH 4M IDD 1000 1430 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 4M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, RCH 8M IDD 1890 2710 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 8M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, RCH 16M IDD 3710 5160 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 16M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, RCH 22.12M IDD 5010 7000 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 22.12M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, RCH 24M IDD 5400 7570 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 24M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH4M 16M IDD 3930 4990 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH4M 24M IDD 5480 7080 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH4M 32M IDD 6590 7640 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH4M 40M IDD 8100 9470 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH4M 48M IDD 9610 11200 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH8M 16M IDD 3990 5030 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH8M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH8M 24M IDD 5530 7130 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH8M 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH8M 32M IDD 6640 7680 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH8M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH8M 40M IDD 8160 9470 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH8M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals ON, PLL from RCH8M 48M IDD 9670 11240 μA All periph ON, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH8M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, RCH 4M IDD 610 990 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 4M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, RCH 8M IDD 1090 1830 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 8M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, RCH 16M IDD 2080 3350 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 16M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, RCH 22.12M IDD 2770 4480 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 22.12M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, RCH 24M IDD 2970 4810 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; RCH 24M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, PLL from RCH4M 16M IDD 2290 3150 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, PLL from RCH4M 24M IDD 3060 4360 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, PLL from RCH4M 32M IDD 3410 4020 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M; FlashWait=1 55
Supply current IDD, Run while(1) in Flash, all peripherals OFF, PLL from RCH4M 40M IDD 4110 4950 μA All periph OFF, Flash run; VCAP=1.5V; VCC=1.8-5.5V; TA=-40~85°C; PLL from RCH4M; FlashWait=1 55
LVD detection threshold tolerance (Vlevel) Vlevel -3.5 3.5 % LVD_CR.VTDS=0000 to 1111 53
External input voltage range for LVD Vex 0 V 53
LVD detection threshold, VTDS code 0000 Vlevel 1.8 V LVD_CR.VTDS=0000 53
LVD detection threshold, VTDS code 0001 Vlevel 1.9 V LVD_CR.VTDS=0001 53
LVD detection threshold, VTDS code 0010 Vlevel 2 V LVD_CR.VTDS=0010 53
LVD detection threshold, VTDS code 0011 Vlevel 2.1 V LVD_CR.VTDS=0011 53
LVD detection threshold, VTDS code 0100 Vlevel 2.2 V LVD_CR.VTDS=0100 53
LVD detection threshold, VTDS code 0101 Vlevel 2.3 V LVD_CR.VTDS=0101 53
LVD detection threshold, VTDS code 0110 Vlevel 2.4 V LVD_CR.VTDS=0110 53
LVD detection threshold, VTDS code 0111 Vlevel 2.5 V LVD_CR.VTDS=0111 53
LVD detection threshold, VTDS code 1000 Vlevel 2.6 V LVD_CR.VTDS=1000 53
LVD detection threshold, VTDS code 1001 Vlevel 2.7 V LVD_CR.VTDS=1001 53
LVD detection threshold, VTDS code 1010 Vlevel 2.8 V LVD_CR.VTDS=1010 53
LVD detection threshold, VTDS code 1011 Vlevel 2.9 V LVD_CR.VTDS=1011 53
LVD detection threshold, VTDS code 1100 Vlevel 3 V LVD_CR.VTDS=1100 53
LVD detection threshold, VTDS code 1101 Vlevel 3.1 V LVD_CR.VTDS=1101 53
LVD detection threshold, VTDS code 1110 Vlevel 3.2 V LVD_CR.VTDS=1110 53
LVD detection threshold, VTDS code 1111 Vlevel 3.3 V LVD_CR.VTDS=1111 53

CAD (KiCad official)

  • Symbol: HC32L176MATA-LQFP80
  • Footprint: Package_QFP:LQFP-80_12x12mm_P0.5mm
  • 3D model: LQFP-80(12x12) (KiCad packages3D, STEP)
  • 3D model files: hc32l176mata-lqfp80-etched.step / hc32l176mata-lqfp80-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hc32l176mata-lqfp80.step / hc32l176mata-lqfp80.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XHSC datasheet (98 pp, sha256 566056c166174c9d, retrieved 2026-10-19, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF