component

HC32F005C6PB-TSSOP20

Public Made by Adom

by adom

XHSC Microcontrollers (MCU/MPU/SOC), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllershc32f005c6pb-tssop20factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
hc32f005c6pb-tssop20 / README.md
History Download
Ray Publish 0.1.0 d7cf4eb 9d ago

HC32F005C6PB-TSSOP20

XHSC · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

HC32F005C6PB-TSSOP20 from XHSC, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P34 bidirectional General-purpose digital I/O P34 with alternate functions PCA_CH0, TIM5_CHA, TIM0_EXT, TIM4_CHA, TIM1_TOG and analog input AIN4/VC4.
2 P35 bidirectional General-purpose digital I/O P35 with alternate functions UART1_TXD, TIM6_CHB, UART0_TXD, TIM0_GATE, TIM4_CHB, SPI_MISO, I2C_SDA and analog input AIN5/VC5; the datasheet recommends reserving P35 and P36 as the ISP programming interface.
3 P36 bidirectional General-purpose digital I/O P36 with alternate functions UART1_RXD, TIM6_CHA, UART0_RXD, PCA_CH4, TIM5_CHA, SPI_MOSI, I2C_SCL and analog input AIN6/VC6/AVREF; the datasheet recommends reserving P35 and P36 as the ISP programming interface.
4 RESETB/P00 input Active-low reset input RESETB (CMOS, internal weak pull-up about 80 kΩ, input filter pulse 3 µs, non-filtered pulse 20 µs); the pin also serves as digital input P00.
5 XTHI/AIN7/VCIN7/P01 bidirectional XTH crystal/external clock input XTHI (4~32 MHz) shared with general-purpose I/O P01, analog input AIN7/VC7 and alternate functions UART0_RXD, I2C_SDA, UART1_TXD, TIM0_TOG, TIM5_CHB, SPI_SCK, TIM2_EXT.
6 XTHO/AIN8/P02 bidirectional XTH crystal oscillator output XTHO shared with general-purpose I/O P02, analog input AIN8 and alternate functions UART0_TXD, I2C_SCL, UART1_RXD, TIM0_TOGN, TIM6_CHA, SPI_CS, TIM2_GATE.
7 AVSS/DVSS power_in Chip ground (GND) for both analog and digital circuits; all VSS pins must be connected to the external supply system within its allowed range.
8 VCAP power_out Output of the internal LDO core supply, for internal circuit use only, to be connected to a 4.7 µF capacitor.
9 AVCC/DVCC power_in Chip power supply, 1.8~5.5 V; decoupling capacitors should be placed close to each supply pin, and VCC-VSS absolute maximum is 5.5 V.
10 LVDIN1/P03 bidirectional General-purpose digital I/O P03 with alternate functions PCA_CH3, SPI_CS, TIM6_CHB, PCA_ECI, VC0_OUT and LVD analog input LVDIN1.
11 P15 bidirectional General-purpose digital I/O P15 with alternate functions I2C_SDA, TIM2_TOG, TIM4_CHB, SPI_SCK, UART0_RXD and LVD_OUT.
12 P14 bidirectional General-purpose digital I/O P14 with alternate functions I2C_SCL, TIM2_TOGN, PCA external clock ECI, ADC_RDY, SPI_CS and UART0_TXD.
13 P23/LVDIN2/VCIN0 bidirectional General-purpose digital I/O P23 with alternate functions TIM6_CHA, TIM4_CHB, TIM4_CHA, PCA_CH0, SPI_MISO, UART1_TXD, IR_OUT (38 kHz carrier) and LVD/comparator analog input LVDIN2/VC0.
14 P24/AIN0 bidirectional General-purpose digital I/O P24 with alternate functions TIM4_CHB, TIM5_CHB, HCLK_OUT, PCA_CH1, SPI_MOSI, UART1_RXD, VC1_OUT and analog input AIN0.
15 P25/LVDIN3/VC1 bidirectional General-purpose digital I/O P25 with alternate functions SPI_SCK, PCA_CH0, TIM5_CHA, LVD_OUT, I2C_SDA, TIM1_GATE and analog input LVDIN3/VC1.
16 P26/AIN1 bidirectional General-purpose digital I/O P26 with alternate functions SPI_MOSI, TIM4_CHA, TIM5_CHB, PCA_CH2, I2C_SCL, TIM1_EXT and analog input AIN1.
17 P27/SWDIO bidirectional General-purpose digital I/O P27 with alternate functions SPI_MISO, TIM5_CHA, TIM6_CHA, PCA_CH3, UART0_RXD, RCH_OUT, XTH_OUT, and the SWD debug data pin SWDIO; also an optional ISP programming pin.
18 P31/SWCLK bidirectional General-purpose digital I/O P31 with alternate functions PCA_ECI, PCLK_OUT, VC0OUT, UART0_TXD, RCL_OUT, HCLK_OUT, and the SWD debug clock pin SWCLK; also an optional ISP programming pin.
19 P32/AIN2/VCIN2 bidirectional General-purpose digital I/O P32 with alternate functions PCA_CH2, TIM6_CHB, VC1OUT, UART1_TXD, PCA_CH4 and analog input AIN2/VC2.
20 P33/AIN3/VCIN3 bidirectional General-purpose digital I/O P33 with alternate functions PCA_CH1, TIM5_CHB, PCA_ECI, UART1_RXD, TIM1_TOGN and analog input AIN3/VC3.

Key specifications

Parameter Value
Manufacturer XHSC
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC - VSS external main supply voltage (incl. AVCC, DVCC) VCC - VSS -0.3 5.5 V 26
Voltage difference between supply pins /ΔVCCx/ 50 mV 26
Voltage difference between ground pins /VSSx - VSS/ 50 mV 26
Total current through DVCC/AVCC supply lines (supply current) IVCC 300 mA 26
Total current through VSS ground line (sink current) IVSS 300 mA 26
Output sink current on any I/O and control pin IIO 25 mA 26
Output current on any I/O and control pin (source) IIO -25 mA 26
Injection current on RESETB pin IINJ(PIN) -5 5 mA 26
Injection current on XTHI (XTH) and XTLI (XTL) pins IINJ(PIN) -5 5 mA 26
Injection current on other pins IINJ(PIN) -5 5 mA 26
Total injection current on all I/O and control pins ∑IINJ(PIN) -25 25 mA 26
Internal 2.5V reference voltage accuracy VREF25 2.475 2.5 2.525 V 常温25°C 3.3V 31
Internal 2.5V reference voltage accuracy (-40~105°C) VREF25 2.431 2.5 2.525 V -40105°C 2.85.5V 31
Internal 1.5V reference voltage accuracy VREF15 1.485 1.5 1.515 V 常温25°C 3.3V 31
Internal 1.5V reference voltage accuracy (-40~105°C) VREF15 1.477 1.5 1.519 V -40105°C 1.85.5V 31
External input voltage range Vex 0 V 30
Run mode current (Flash), all peripherals clock ON, 4M IDD 700 980 μA All peripherals clock ON, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 4M 31
Run mode current (Flash), all peripherals clock ON, 8M IDD 1350 1790 μA All peripherals clock ON, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 8M 31
Run mode current (Flash), all peripherals clock ON, 16M IDD 2500 3330 μA All peripherals clock ON, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 16M 31
Run mode current (Flash), all peripherals clock ON, 24M IDD 3600 4770 μA All peripherals clock ON, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 24M 31
Run mode current (Flash), all peripheral clock OFF, 4M IDD 550 840 μA All peripheral clock OFF, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 4M 31
Run mode current (Flash), all peripheral clock OFF, 8M IDD 1050 1460 μA All peripheral clock OFF, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 8M 32
Run mode current (Flash), all peripheral clock OFF, 16M IDD 1900 2660 μA All peripheral clock OFF, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 16M 32
Run mode current (Flash), all peripheral clock OFF, 24M IDD 2700 3730 μA All peripheral clock OFF, Run while(1) in Flash, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 24M 32
Sleep mode current, all peripheral clock ON, 4M IDD 260 320 μA All peripheral clock ON, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 4M 32
Sleep mode current, all peripheral clock ON, 8M IDD 500 590 μA All peripheral clock ON, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 8M 32
Sleep mode current, all peripheral clock ON, 16M IDD 950 1090 μA All peripheral clock ON, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 16M 32
Sleep mode current, all peripheral clock ON, 24M IDD 1400 1620 μA All peripheral clock ON, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 24M 32
Sleep mode current, all peripheral clock OFF, 4M IDD 110 150 μA All peripheral clock OFF, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 4M 32
Sleep mode current, all peripheral clock OFF, 8M IDD 190 250 μA All peripheral clock OFF, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 8M 32
Sleep mode current, all peripheral clock OFF, 16M IDD 330 410 μA All peripheral clock OFF, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 16M 32
Sleep mode current, all peripheral clock OFF, 24M IDD 470 580 μA All peripheral clock OFF, VCAP=1.55V, VDD=1.8-5.5V, RCH clock source, 24M 32
DeepSleep current, all peripherals OFF except WDT, TA -40~25°C IDD 1.32 1.5 μA All peripherals clock OFF except WDT, VCAP=1.55V, VDD=1.8-5.5V, TA = -40~25℃ 32
DeepSleep current, all peripherals OFF except WDT, TA 50°C IDD 1.65 2 μA All peripherals clock OFF except WDT, VCAP=1.55V, VDD=1.8-5.5V, TA = 50℃ 32
DeepSleep current, all peripherals OFF except WDT, TA 85°C IDD 3.41 4.1 μA All peripherals clock OFF except WDT, VCAP=1.55V, VDD=1.8-5.5V, TA = 85℃ 32
DeepSleep current, all peripherals OFF except WDT, TA 105°C IDD 5.12 5.8 μA All peripherals clock OFF except WDT, VCAP=1.55V, VDD=1.8-5.5V, TA = 105℃ 32
DeepSleep current, all peripherals clock OFF, TA -40~25°C IDD 0.46 0.7 μA All peripherals clock OFF, VCAP=1.55V, VDD=1.8-5.5V, TA = -40~25℃ 32
DeepSleep current, all peripherals clock OFF, TA 50°C IDD 0.83 1.1 μA All peripherals clock OFF, VCAP=1.55V, VDD=1.8-5.5V, TA = 50℃ 32
DeepSleep current, all peripherals clock OFF, TA 85°C IDD 2.42 3 μA All peripherals clock OFF, VCAP=1.55V, VDD=1.8-5.5V, TA = 85℃ 32
DeepSleep current, all peripherals clock OFF, TA 105°C IDD 4.13 5 μA All peripherals clock OFF, VCAP=1.55V, VDD=1.8-5.5V, TA = 105℃ 32

CAD (KiCad official)

  • Symbol: HC32F005C6PB-TSSOP20
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: hc32f005c6pb-tssop20-etched.step / hc32f005c6pb-tssop20-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hc32f005c6pb-tssop20.step / hc32f005c6pb-tssop20.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XHSC datasheet (65 pp, sha256 32e17fb33a932a3d, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF