Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

HC32F002C4PZ-TSSOP20TR

XHSC · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

HC32F002C4PZ-TSSOP20TR from XHSC, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PD04/AIN4/LVDIN2 bidirectional Port PD04 with ADC input AIN4, LVD monitor input LVD_IN2, and alternate functions GTIM_CH0, LPUART1_TXD and SPI_SCK; the ADC input range is 0 to Vref.
2 PD05/AIN5 bidirectional Port PD05 with ADC input AIN5 and alternate functions LPUART1_TXD, ATIM3_CH0A and SPI_MISO; the ADC input range is 0 to Vref.
3 PD06/AIN6 bidirectional Port PD06 with ADC input AIN6 and alternate functions LPUART1_RXD, GTIM_ETR and SPI_MOSI; the ADC input range is 0 to Vref.
4 RESETB/PA00 input Active-low reset input (CMOS, with a non-disconnectable weak pull-up of about 80 kΩ) that is also port PA00; the datasheet specifies VIH 0.7VCC to VCC+0.3 V and VIL -0.3 to 0.3VCC V, with a 3 µs filtered-pulse width.
5 AIN7/PA01 bidirectional Port PA01 with ADC input AIN7 and alternate functions LPUART0_RXD, I2C_SDA, GTIM_TOGP, HCLK_OUT and EXTCLK (external clock input, 1 to 16 MHz); the ADC input range is 0 to Vref.
6 AIN8/PA02 bidirectional Port PA02 with ADC input AIN8 and alternate functions LPUART0_TXD, I2C_SCL, GTIM_TOGN and LVD_OUT; the ADC input range is 0 to Vref.
7 AVSS/DVSS power_in Analog and digital ground; all ground pins must be kept within 50 mV of each other, and the pin must be connected to the external supply system.
8 PA04 bidirectional General-purpose I/O port PA04 with alternate functions GTIM_TOGP, LVD_OUT and SPI_NSS.
9 AVCC/DVCC power_in Analog and digital supply, 1.7 to 5.5 V; AVCC should be the same supply as DVCC, with no more than 300 mV difference during power-up and normal operation, and a decoupling capacitor placed close to the pin.
10 LVDIN0/PA03 bidirectional Port PA03 with LVD monitor input LVD_IN0 and alternate functions GTIM_CH2, SPI_NSS, CTRIM_ETR and CTRIM_TOG.
11 PB05/AIN9 bidirectional Port PB05 with ADC input AIN9 and alternate functions I2C_SDA, ATIM3_BK, CTRIM_ETR and CTRIM_TOG; this pin is a higher-drive port on the TSSOP20 package.
12 PB04/AIN10 bidirectional Port PB04 with ADC input AIN10 and alternate functions I2C_SCL, ATIM3_CH2B and LPUART0_CTS; this pin is a higher-drive port on the TSSOP20 package.
13 PC03/LVDIN1/ExRef bidirectional Port PC03 with LVD monitor input LVD_IN1, ADC external reference input ExRef, and alternate functions ATIM3_CH2A, ATIM3_CH0B and LPUART0_RTS; this pin is a higher-drive port on the TSSOP20 package.
14 PC04/AIN0 bidirectional Port PC04 with ADC input AIN0 and alternate functions ATIM3_CH0B, ATIM3_CH1B and TCLK_OUT.
15 PC05 bidirectional General-purpose I/O port PC05 with alternate functions SPI_SCK, GTIM_CH3 and ATIM3_ETR; it has no ADC function on this package.
16 PC06/AIN1 bidirectional Port PC06 with ADC input AIN1 and alternate functions SPI_MOSI, ATIM3_CH0A and LPUART1_RTS.
17 PC07/SWDIO bidirectional Port PC07 used as the SWD data pin (SWDIO) with alternate functions SPI_MISO, ATIM3_CH1A and LPUART0_RXD.
18 PD01/SWCLK input Port PD01 used as the SWD clock pin (SWCLK) with alternate functions GTIM_ETR, ATIM3_BK and LPUART0_TXD.
19 PD02/AIN2 bidirectional Port PD02 with ADC input AIN2 and alternate functions GTIM_CH2, ATIM3_CH2A and LPUART1_CTS.
20 PD03/AIN3 bidirectional Port PD03 with ADC input AIN3 and alternate functions GTIM_CH1, ATIM3_CH1A and LPUART1_RXD.

Key specifications

Parameter Value
Manufacturer XHSC
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: HC32F002C4PZ-TSSOP20TR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: hc32f002c4pz-tssop20tr-etched.step / hc32f002c4pz-tssop20tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); hc32f002c4pz-tssop20tr.step / hc32f002c4pz-tssop20tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XHSC datasheet (60 pp, sha256 0ec87a609d962332, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF