component

H8118A50M5R

Public Made by Adom

by adom

Shanghai Siproin Microelectronics DC-DC Converters, SOT-23-5. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmich8118a50m5r
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs h8118a50m5r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
h8118a50m5r-etched.fit.json h8118a50m5r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
h8118a50m5r-etched.glb h8118a50m5r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
h8118a50m5r-etched.step h8118a50m5r: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
h8118a50m5r.glb Publish 0.1.0 · Ray
h8118a50m5r.kicad_mod Publish 0.1.0 · Ray
h8118a50m5r.kicad_sym Publish 0.1.0 · Ray
h8118a50m5r.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray
h8118a50m5r.step Publish 0.1.0 · Ray
package.json Publish 0.2.0 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json h8118a50m5r: specified limits as data (metadata.characteristics, 22 rows from the datasheet) · Ray
README.md h8118a50m5r: specified limits as data (metadata.characteristics, 22 rows from the datasheet) · Ray

H8118A50M5R

Shanghai Siproin Microelectronics · DC-DC Converters · SOT-23-5

H8118A50M5R from Shanghai Siproin Microelectronics, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Chip-enable / shutdown input. Drive high (VSH >= 0.75 V) for normal step-up operation; drive low (VSL1 <= 0.3 V) to stop switching and enter shutdown (ISSS <= 1.0 uA at VEN=0V). Absolute max VSS-0.3 V to VSS+8 V; leakage +/-0.1 uA.
2 VOUT power_out Regulated boost output pin. Delivers the factory-programmed output voltage (2.1-5.5 V in 0.1 V steps, +/-2% accuracy) to the external output capacitor. Also serves as the feedback sense node for the internal error amplifier. Absolute max VSS-0.3 V to VSS+8 V.
3 NC unconnected No connection. Leave floating or tie to a stationary net; not internally bonded.
4 GND power_in Device ground / VSS return. All voltages are referenced to this pin.
5 LX passive Switching node for the external boost inductor. Connect the inductor between VIN and LX. Internal MOSFET switches this node; peak current is limited to ILX = 1000 mA and an over-voltage protection turns the FET off when VLX exceeds the absolute maximum (VSS-0.3 V to VSS+8 V).

Key specifications

Parameter Value
Manufacturer Shanghai Siproin Microelectronics
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • H8118A50M5R
  • H8118A50M5RM5G
  • H8118A50M5RPR
  • H8118A50M5RPG

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Output voltage accuracy (VOUT(S)=5.0 V; printed as VOUT(S)×0.98 to VOUT(S)×1.02) VOUT -2 2 % Accuracy of ±2% (features); table prints VOUT(S)×0.98 to VOUT(S)×1.02 1
Input Voltage VIN 7.5 V 3
Operation Start Voltage (VOUT=4.2V~5.5V row, applies to 5.0 V) VST1 1.2 V IOUT=1mA, VOUT=4.2V~5.5V 3
Input Current At No Load (VIN=1.8V) ISS 15 25 uA VIN=1.8V, VOUT=3.0V 3
Input Current At No Load (VIN=0.9V) ISS 25 35 uA VIN=0.9V, VOUT=3.0V 3
Current Consumption 2 ISS2 6 10 uA VOUT=VOUT(s)+0.5V 3
Current Consumption During Shutdown ISSS 1 uA VEN=0V 3
Maximum Oscillation Frequency fosc 300 KHz VOUT=0.95xVOUT(s), measure Waveform at LX pin 3
Duty Ratio1 Duty1 70 78 85 % VOUT=0.95xVOUT(s) 3
Efficiency EFF1 90 % 3
Shutdown Pin Input Voltage (high) VSH 0.75 V 3
Shutdown Pin Input Voltage (oscillation stop at LX) VSL1 0.3 V VOUT=0.95xVOUT(s), judge oscillation at LX pin 3
Shutdown Pin Input Current (high) ISH -0.1 0.1 uA VEN=6V 3
Shutdown Pin Input Current (low) ISL -0.1 0.1 uA VEN=0V 3
VOUT Pin Voltage VOUT -0.3 8 V Printed as VSS-0.3 to VSS+8 (referenced to VSS) 2
EN Pin Voltage EN -0.3 8 V Printed as VSS-0.3 to VSS+8 (referenced to VSS) 2
LX Pin Voltage VLX -0.3 8 V Printed as VSS-0.3 to VSS+8 (referenced to VSS) 2
LX Pin Current ILX 1000 mA 2
Power Dissipation, SOT23-5 PD 250 mW SOT23-5 package 2
Operating Temperature TOPR -40 85 ℃ 2
Storage Temperature TSTG -40 125 ℃ 2
Soldering Temperature TSOLDER 260 ℃ 10s 2

CAD (KiCad official)

  • Symbol: H8118A50M5R
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: h8118a50m5r-etched.step / h8118a50m5r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); h8118a50m5r.step / h8118a50m5r.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
h8118a50m5r.step 85 KB You want the bare part, or you mark your own boards.
h8118a50m5r-etched.step 2.2 MB You want the part with H8118A50M5R already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 541 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Shanghai Siproin Microelectronics datasheet (6 pp, sha256 b86cbaa950a423ac, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF